



K - 1 0 1 3 D O U B L E D E N S I T Y D I S K C O N T R O L L E R
F O R K I M / M T U B U S S Y S T E M S

DOUBLE DENSITY FLOPPY DISK CONTROLLER
16 K BYTE MEMORY
256 BYTE BOOTSTRAP ROM
4 DRIVE CAPACITY

MAY, 1980

REV A

COPYRIGHT NOTICE
Micro Technology Unlimited, 1980

This user's manual which includes the instructions, product specifications, circuit description, schematic circuit diagram, printed circuit artwork, and diagnostic program is copyrighted. The user or customer may make BACKUP copies only to protect against loss. The copyright notices must be added to and remain intact on all such backup copies.

The associated diagnostic program may be used only on the computer systems owned directly by the customer himself and may not be reproduced and shipped with systems sold or rented by the customer.

MICRO TECHNOLOGY UNLIMITED
P. O. BOX 12106
2806 HILLSBORO STREET
RALEIGH, NC 27605 USA

TABLE OF CONTENTS

K-1013 UNPACKING AND INSTALLATION - - - - -	1
INITIAL BOARD TEST - - - - -	2
DISK DRIVE CONNECTION - - - - -	3
INITIAL DISK TEST - - - - -	5
PROGRAMMING - - - - -	6
JUMPER OPTIONS - - - - -	12
DISK DRIVE CHARACTERISTICS - - - - -	14
PRINCIPLES OF OPERATION - - - - -	18
ADJUSTMENT PROCEDURE - - - - -	25
TROUBLESHOOTING - - - - -	26
uPD-765 CONTROLLER CHIP DATA SHEET - - - - -	27
SPECIFICATIONS - - - - -	38
PIN CONNECTIONS - - - - -	39
TIMING DIAGRAM - - - - -	40
MEMORY DIAGNOSTIC PROGRAM LISTING - - - - -	41
DISK DRIVE DIAGNOSTIC PROGRAM LISTING - - - - -	45
K-1013 PARTS LIST - - - - -	62
K-1013 PARTS LAYOUT - - - - -	64
K-1013 BLOCK DIAGRAM - - - - -	65
K-1013 SCHEMATIC - - - - -	66

K-1013 UNPACKING AND INSTALLATION

The K-1013 Floppy Disk Controller for KIM/MTU bus systems is a carefully engineered, manufactured, and tested product that should operate perfectly when handled and installed according to the following instructions. Note that the board is shipped in a black conductive plastic bag. Since MOS integrated circuits are used, damage from static discharge is possible. It is helpful to reduce static by working in an area with concrete floors and a reasonable humidity level. If this is impossible, at least avoid wearing rubber soled shoes and move slowly in the work area. When unpacking or handling the board, touch the screw sticking up in the middle of the heatsink first and release it last. Note that the preceeding comments apply equally to the user's computer board which of course contains MOS IC's also.

ADDRESS AND FUNCTION SELECT JUMPERS

Due to the variety of systems which may use this board, the K-1013 Floppy Disk Controller has a number of address and function select jumpers. However the board is shipped with a "standard" jumper configuration installed which should be suitable for running the CODOS Disk Operating System in an AIM-65 based system. The characteristics of this standard configuration are listed below:

1. System RAM addresses - 8000-9FFF
2. User RAM addresses - 4000-5FFF
3. Type of disk - 8 inch standard size Shugart compatible single sided drive
4. Reset vector - Goes to KIM-1 monitor (pertains only to KIM-1 based systems)
5. Floppy disk controller interrupt - disabled
6. Option bit in Hardware Status Register - 0
7. Write precompensation - 125NS

It is desirable that initial tests of the board in the user's system be done with these jumper options intact. This should be possible in KIM-1 and AIM-65 based systems. In SYM-1 systems the disk controller System RAM will interfere with the SYM-1 monitor and therefore it must be moved. The best place to move it is to addresses 6000-7FFF (CODOS for the SYM-1 will expect it there as well). If it is moved, the diagnostic program listed in this manual will have to be modified. See modification instructions in the Memory Diagnostic Program listing on page 41.

CONNECTION TO USER'S SYSTEM

As shipped the board requires a source of +8 (+7 to +12) volts unregulated input and a source of +16 (+14 to +20) volts unregulated for power. It is preferable to use the on-board regulators but if only regulated power is available, the regulators may be bypassed. Solder a jumper wire between the two outside pins of VR2 for regulated +5 input. Solder a jumper wire between the two outside pins of VR1 for regulated +12 input. Current drain from +5 is 600MA and from +12 is 125MA.

The easiest method of connection to a KIM-1, SYM-1, or AIM-65 is to use an MTU K-1005 series motherboard/card file. With the card file one simply plugs the processor board into the top slot and the disk controller into one of the other slots. The K-1013 may also be connected directly in parallel with the expansion connector of the processor (except for those signals marked with an * on page 39). If direct connection is used, the wires should not be longer than 4 inches and the ground wire should connect directly from the processor to the K-1013 and be 16 guage or heavier.

INITIAL BOARD TEST

Initial testing of the K-1013 should be performed without a drive connected. This will verify that the board operates properly as a memory, that the disk controller chip is alive, and that the bootstrap ROM, if present, can be read correctly. Perform the following steps to verify that the board is in reasonable operating condition:


1. Inspect the board for shipping damage such as broken parts or bent-over component leads shorting PC traces.
2. After making sure that power is turned off, that the user's power supply has discharged all residual voltages, and that there are no addressing conflicts between the on-board memory and the rest of the system, plug the board into the system and turn the power on.
3. Using the standard system monitor, examine memory location 4000 (or the first User RAM location if the K-1013 jumpers have been changed) several times. The contents will probably be either 00 or FF and each examine operation should report the same value. If the results are different each time it is examined, either the board is not responding to its address or the board has failed to synchronize to the user's system clock which must be 1.0MHz. If the contents are always the same as the high byte of the address (try 4100 and 4200 as well), the board is definitely not responding to its address. Check that the address jumpers are set the way you expect. If the condition persists, refer to the section on troubleshooting.
4. Using the standard system monitor, store something in location 4000 and verify that it can be read back. Repeat for 5000 and a couple of others in the 4000-5FFF range.
5. Repeat step 3 at address 8000 (or the first System RAM location if the K-1013 jumpers have been changed).
6. Since System RAM is write protected after a system reset, you will have to write 00 into the Hardware Control Register before executing step 4 on the system RAM. Simply store 00 into location 9FE8 (or SYSRAM+1FE8) with the monitor. SYM and AIM monitors will report a memory failure since this is a write-only register. The KIM monitor will not write correctly into a write-only register so the following program will have to be put into location 0000 and executed: A9 00 8D E8 9F 4C 22 1C. After the write protect has been turned off, try writing into the system RAM using the procedure in step 4.
7. Examine location 9FEE (or SYSRAM+1FEE) which is the main status register of the disk controller chip. It should read 80. Any other reading indicates a problem with the disk controller chip or board addressing.
8. Examine location 9FE8 (or SYSRAM+1FE8) which is the Hardware Status Register. Bit 7 of the data read should be a one and bit 6 should be a zero while the other bits are undefined. This indicates that no interrupt is pending from the disk controller and that the option bit is 0.
9. Examine location 9F00 (or SYSRAM+1F00) which is the first location in the bootstrap ROM. If the ROM is installed, it should have a value corresponding to the first byte of the bootstrap program (see the bootstrap program listing in the CODOS manual). Otherwise it will be undefined.
10. If desired, enter the memory diagnostic program on pages 41-44 and execute it to certify that the on-board memory is working properly. Then continue to the next page after turning the power off.

DISK DRIVE CONNECTION

A complete disk system requires a disk drive, connecting cable, and power supply as well as the K-1013 disk controller and the user's computer. Since the K-1013 disk controller comes without drives, cable, or power supply, there is a variety of possible configurations.

Disk drives with a Shugart compatible connector are preferred. These include but are not limited to: Shugart SA-800, Siemens FD-400, and Qume Datatrak 8. Either the single-sided or double-sided versions of the above drives may be used however for double-sided applications the Qume Datatrak 8 is recommended. If a non Shugart compatible drive is used, see the section entitled Disk Drive Characteristics.

Assuming that a Shugart compatible disk is used, the cable required is extremely simple. It should be a 50 wire ribbon cable with .050" between conductor centers (3M type number 3365-50) with a female ribbon cable connector on one end (mates with dual row .025" square posts on a .1" grid, 3M type number 3425-0000), and a female card edge connector on the other end (mates with 50 pin double-sided PC edge fingers on .1" spacing, 3M type number 3415-0001). If two or more drives are to be used in a system, additional female card edge connectors can be pressed onto the same cable with a spacing of 6" between centers (assuming upright mounting of the drives with not more than 1" spacing between drives) up to a total of 4 connectors. The total cable length should not exceed 10 feet and lengths of less than 5 feet are preferred. A drawing of the required cable configuration is shown below:



If more than one disk drive is used, the drive select jumpers in the drives will have to be re-configured. Following the instructions in the drive manual, set the jumpers in the first drive for 0, the next for 1, etc. The disk controller does NOT use binary select so ignore anything in the drive manual about binary select.

Most disk drives have additional jumpers to control other aspects of their operation. The list below shows what the K-1013 expects of the drive and the jumpers should be configured accordingly.

1. The READY line should be daisy chained, not radial.
2. The stepper motor should either be energized continuously or when step pulses are present. Energizing only when the head is loaded or the drive is selected is NOT acceptable.
3. The Track 0 Sense should be daisy chained, not radial.

4. If an activity LED is on the drive front panel, it is of most value if it turns on when the drive's head is loaded.
5. The controller board has its own data separator. Any separator in the drive should be disabled and the Raw Read Data should appear on pin 46.
6. The controller board uses soft sectoring. Any sector separator circuitry on the drive should be disabled and the index sense signal should appear on pin 20.
7. If present, the Write Protect Sensor should be enabled.
8. If present on a double sided drive, the Double Sided Sensor should be enabled.
9. If a door lock solenoid is provided, it probably should not be used unless the disk is part of a turnkey system with unsophisticated operators. If it is used, connect it to the Head Load signal so that the door is locked only when the head is loaded.
10. Any other radial vs daisy chain options should be set for daisy chain.
11. If in doubt about any other options, remember that the disk controller constantly scans the disk drive status at about a 1kHz rate (except when actually reading or writing) by selecting the drives one-at-a-time. Thus Drive Select alone should not initiate functions such as head load, stepper power, or light the front panel activity indicator.

INITIAL DISK TEST

The following tests verify that the disk drive operates correctly and that communication between the controller board and disk drive functions properly. (Note: If the customer is certain that the disk drive is in good operating condition and that the cabling is correct (such as from previous experience), this initial disk test may be skipped and the CODOS manual consulted for CODOS installation procedures.)

1. With the disk drive (or drives) connected to the K-1013 and powered up, apply power to the computer and enter the Level 1 Disk Test Program listed on page 45. Be sure to put zeroes in locations 0009 and 000A for the initial test. Later, the drive number can be put into location 0009 to test other drives on the system and the side number can be put into location 000A to test both sides of a double-sided disk drive, if used.
2. Insert a blank disk (not the APEX-65 distribution disk!) into drive 0 and start execution at location 4026 which is the random seek test for drive 0. It will first seek to track zero using the Recalibrate command and then do 256 random seeks followed by a seek to track 0. It will then halt with a BRK instruction. Examine location 0000 which will contain 00 if the test executed successfully. Otherwise it will contain an error code which can be used to track down the cause of the difficulty. If additional drives are installed, repeat the test for them by storing the drive number in location 0009. (Note that a 10MS seek speed is used. If the disk drive is rated for faster seeking, the test may be repeated at the faster speed by changing location 4001 to 8F for 8MS, AF for 6MS, or DF for 3MS.)
3. Enter the Level 2 Disk Test Program (be sure to keep Level 1 in memory since subroutines in it are used by Level 2). Insert a blank disk into drive 0 and start execution at 415C. The disk will be formatted in CODOS format (that means absolutely erased!). When the program halts with a BRK, examine the error code at location 0000 which should be 10.
4. Start execution at 422E. This routine reads all sectors on the formatted disk and will stop on any kind of error. It should run indefinitely with a good quality diskette. If it stops, examine location 0000 which will contain an error code. If a Read Error is indicated (code=23), examine the controller status bytes in locations 0001, 0002, and 0003 to determine the kind of read error (see uPD 765 status bytes description on page 31). Then look at the track number in location 000B and sector number in location 000C. If they are both zero then no sectors have been read and there is a problem in the disk drive or cable and the Troubleshooting section should be consulted. An occasional read error is permissible, particularly on the inside tracks. Typical error rates with disk drives and diskettes rated for double-density operation are one per hour.
5. At this point it is safe to go ahead and install the CODOS Disk Operating System (see the CODOS manual). If desired however, Level 3 of the Disk Test Program may be entered into memory. Start execution at location 4304. The program will first write random data on each sector of the disk and then read it back and check for accuracy against the same random byte stream. The program should stop after about 11 minutes with 30 in location 0000. Anything else indicates an error condition.

PROGRAMMING

Thorough understanding of the following section is not necessary unless the customer wishes to write his own disk handling code. Normally the CODOS Disk Operating System supplied with the K-1013 board performs all of the disk handling functions required. However, special high speed data acquisition applications or utility programs for translating other diskette sector formats into CODOS standard format will require direct programming of the K-1013.

The following discussion is just a summary of the information needed for successful disk hardware programming. Its purpose is to establish an overview and point out the pitfalls discovered during development of the K-1013 and CODOS. Answers to detailed programming questions can be found in the uPD765 Controller Chip Data Sheet on page 27.

K-1013 MEMORY MAP

The K-1013 looks to the using system like two completely independent 8K blocks of memory. Each block may be independently addressed on any 4K boundary. The User RAM block is totally uncommitted in its use and can simply be regarded as an 8K bonus. Note however that the disk controller IC has direct memory access to this block whereas data must be moved by program loops to other memory boards in the user's system.

The 8K of addresses assigned to the System RAM block also includes the I/O registers for the uPD765 chip and the bootstrap ROM. If the beginning of the system RAM is called SYSRAM, then the following chart gives the addresses used in the system RAM:

SYSRAM to SYSRAM+1EFF	Read/write memory; can be software write protected.
SYSRAM+1F00 to SYSRAM+1FE7	Bootstrap loader PROM
SYSRAM+1FE8	Read - Hardware Status Read
	Write - Hardware Control Write
SYSRAM+1FEA	Write-only Set DMA Address
SYSRAM+1FEE	Read-only uPD765 Main Status Register
SYSRAM+1FEF	Read/Write uPD765 Data Register
SYSRAM+1FF0 to SYSRAM+1FFF	Remainder of bootstrap loader PROM

Bootstrap Loader PROM

The Bootstrap Loader PROM is a 256 byte fusible link PROM selected for its small size and low cost compared with erasible PROM's. Eight of the 256 bytes are not available because they are overlaid by I/O register addresses. This PROM is normally supplied by MTU already programmed with a bootstrap loader that will read the CODOS Disk Operating System from disk and jump to it.

Hardware Status Read

Only two bits of the data read from this address are significant. Bit 7, which can be tested with the BMI and BPL 6502 instructions, is a zero if the uPD765 is requesting an interrupt and is a one if not. During DMA operations, this bit must be tested to determine when the operation is complete rather than reading the uPD765 main status register. Bit 6 is connected to the Option Jumper on the K-1013 and is a one if the jumper is installed. This is a read-only register.

Hardware Control Write

Only two bits of the data written to this register are significant. Bit 0 sets the DMA data transfer direction. When set to zero, data flows from K-1013 on-board memory to the disk and when set to one, data flows from the disk to K-1013 on-board memory. This bit must always agree with the read or write command given to the uPD765 for correct data transfer. System reset forces this bit to a zero.

Bit 1 controls write protect of the K-1013 System RAM. When it is zero, normal write operation is allowed. When it is a one, writing into the system RAM by the 6502 is prevented. The setting of this bit has no effect on DMA operations however. System reset forces this bit to a one.

DMA Address Register

This is a write-only register used to specify where in K-1013 on-board memory a DMA transfer to or from the disk is to start. Only the upper 8 bits of the 14 bit DMA address counter may be set by writing to SYSRAM+1FEA, the lower 6 bits will always be cleared to zero. Bits 0-5 of the DMA Address Register correspond exactly to bits 6-11 of the desired DMA address. Bits 6 and 7 of the DMA Address Register should be set according to the table below:

<u>K-1013 RAM BLOCK</u>	<u>BLOCK STARTS ON EVEN 4K BOUNDARY</u>	<u>HALF OF BLOCK</u>	<u>BIT 7</u>	<u>BIT 6</u>
User	Yes	Lower	0	0
User	Yes	Upper	0	1
User	No	Lower	0	1
User	No	Upper	0	0
System	Yes	Lower	1	0
System	Yes	Upper	1	1
System	No	Lower	1	1
System	No	Upper	1	0

One may write a subroutine, such as in the diagnostic program listing, to accept the desired DMA starting address and set the DMA Address Register accordingly.

Once set, the DMA address register will increment on every DMA cycle performed by the uPD765 disk controller. Thus if disk sectors are to be read into consecutive memory locations, the DMA Address Register need not be set at the beginning of every sector. Please note however that if the 8K block of K-1013 memory being read into starts on an odd 4K boundary (such as 3000, 5000, 7000, etc.) the DMA address register will not cross the 4K boundary in the middle of the block correctly. Thus if User RAM starts at 5000 for example, the DMA Address Register should not be allowed to count from 5FFF to 6000 because it will do so incorrectly. If the block starts on an even 4K boundary, such as 4000, there is no problem in counting from 4FFF to 5000.

uPD765 Registers

The disk controller chip itself has only two registers. The Main Status Register is a read-only register that the uPD765 uses to tell the disk program what it is expecting and a little bit of information about the status of things. The uPD765 data register is used to send commands to the chip and receive detailed status from it. Operation in DMA mode is expected in which case the data register is not used for disk data. Please note that during a Read, Write, or Format command execution (which normally do DMA), that the program should not read or write any of the uPD765 registers. The reason is that the uPD765 cannot recover fast enough after a DMA cycle to do a CPU cycle correctly.

COMMUNICATING WITH THE uPD765

One of the problems in designing a floppy disk controller is the wide variety of data that must be exchanged with the using system. If a different address was used for each type of data, over a dozen addresses would be required. The uPD765 chip used by the K-1013 approaches this problem by providing a single data "port" and then using an internal counter to direct the data to or from the correct internal register. With such a setup it is imperative that the internal counter be synchronized with the data so that it goes to or from the desired internal registers. The Main Status Register in the uPD765 is used to insure synchronization.

Actually the uPD765 tells the using system what should be done next rather than vice-versa. This is accomplished with two bits in the Main Status Register. Bit 7 is called Request For Master (RQM) and when it is a one, the uPD765 wants the using system to do something. If it is a zero, the uPD765 is busy and the using system must not read or write the data register (unless the non-DMA mode is being used which is not considered here). Bit 6 indicates whether the uPD765 wishes to talk or listen. If it is a zero (and RQM is a one), the uPD765 is prepared to receive a command. If it is a one (and RQM is a one), the uPD765 has one or more status bytes available for reading.

Sending Commands to the uPD765

A command is sent to the uPD765 by first making sure that it is prepared to receive one (Main Status Register bit 7=1, bit 6=0). Then the first byte of the command is written into the data register. This action sets the internal address counter which distributes the remainder of the command bytes. It is important to test bit 7 of the Main Status Register for a one before each byte of the command is sent because of uncertain internal delays in disposing of command bytes. Note that the exact number of bytes defined for each command must be sent to the 765; no fewer and no more. The using system must therefore be cognizant of the number of bytes the command requires because the 765 does not signal when the correct number has been received. When all of the command bytes have been received, the uPD765 starts executing the command and will be busy until the requested action is complete. (See the data sheet for details on simultaneous seek commands.)

Receiving Status from the uPD765

When the command is completed (except for Specify) the uPD765 will turn its Interrupt Request on which can be sensed by reading the K-1013 Hardware Status Register bit 7. If the command was not a Specify, Seek, or Recalibrate, the 765 is now ready to send status bytes back to the using system. The program should test the Main Status Register for bit 7=1 and bit 6=1 before reading each status byte and status bytes must be read until bit 6 returns to a zero indicating readiness for the next command. Note that different commands give different numbers of status bytes and that their meaning depends on the command. The uPD765 will inform the using system when all status bytes have been read by setting Main Status Register bit 6 to a zero. The Specify command does not return any status bytes. The Seek and Recalibrate commands themselves do not return any status bytes either but must be followed by a Sense Interrupt Status command which will return status bytes.

It is convenient to write subroutines to send commands to and receive status from the uPD765. These are called CMDPH and RSLTPH respectively in the diagnostic program listing.

COMMAND SEQUENCE DESCRIPTIONS

The following are very brief descriptions of the commands necessary for basic disk controller programming. Details on these and the very sophisticated search and scan commands may be found in the uPD765 data sheet.

Specify

The specify command is used to establish disk system operating parameters that remain constant. It must be executed first after every system reset. The first byte is the command code which is 03. The high nybble of the second byte is the two's complement of the stepping speed to be used on Seek and Recalibrate commands. Thus a value of A would be used for 6MS stepping (167 steps/second). The low nybble specifies how long the head should remain loaded to the disk after a read or write command completion in 16 MS increments. The maximum value (F or 240MS) is normally recommended. The most significant 7 bits of the third byte specifies the head load time allowed for the disk drive in 2 millisecond increments. 40MS should be adequate for any kind of drive. Note that this is also the time allowed for head settling after a seek before attempting to read or write data. The least significant bit of the third byte is normally a zero which specifies the DMA mode of data transfer. The Specify command is executed immediately, does not generate an interrupt, and returns no status bytes.

Recalibrate

The Recalibrate command is used to position the head on the selected disk drive to track 0 without making an assumption about where it is presently. This should be the second command executed after reset but can also be used as part of an error recovery procedure. The first byte of the Recalibrate command contains the command code of 07. The least significant two bits of the second byte specify the drive number in binary of the drive to be recalibrated. The remaining bits should be zero. After sending the Recalibrate command, the disk controller is able to accept additional Recalibrate or Seek commands for the other drives thus allowing simultaneous seek. For simplicity (and less strain on the disk system power supply) however only one seek at a time should be in process.

When the Recalibrate is complete, the Interrupt Request is raised (Hardware Status Register bit 7=0). The program should respond by sending a Sense Interrupt Status command to the disk controller. This is a one byte command with a code of 04. The disk controller will then respond with 2 status bytes. The first byte tells how the Recalibrate command terminated. For normal termination, bits 6 and 7 will be zeroes. Otherwise an error condition occurred and the Status Register 0 table on the uPD765 data sheet should be consulted. Common errors during Recalibrate include failure to reach track 0 after 77 step pulses and the disk drive becoming not ready during its execution. The second status byte is always 0.

Seek

The Seek command is used to position the head to the desired track for reading or writing. The first byte is the command code which is 0F. The least significant bits of the second byte specify the drive number. Bit 2 specifies the head number for two-sided disk drives. The third byte gives the track number to seek to in normal binary code. Execution and completion of the Seek command are the same as with Recalibrate. The second status byte returned by the Sense Interrupt Status command however should be equal to the desired track number.

Read

The Read command is used to read data from the diskette into memory on-board the K-1013 disk controller. If the final destination is on another memory board, a move routine will have to move it there after it is read. Before executing the Read command, the disk head must be on the desired track, the DMA Address Register set to the desired memory address to receive the data, and the DMA direction bit set for write (Hardware Control Register bit 0=1).

Once a Read command is started, the disk controller will continuously read sectors in ascending order until it is stopped by the DMA controller or all of the sectors in the track have been read. Since the DMA controller on the K-1013 does not have a byte count register, the Read command will stop only after the last sector on the track has been read. Fortunately, the Read command itself can specify any number of sectors per track even if it is not the actual number. Thus single sector reads are accomplished by setting the final sector number (EOT) equal to the sector number to read. Although the disk controller will indicate an abnormal command termination, there are no ill effects.

The Read command requires 9 bytes. The first is the command code which also specifies the data density and other information. The normal code of 46 gives double-density, makes no distinction between normal and deleted data address marks, and does not automatically continue a read command from one side to the other on double-sided drives. The second byte specifies the drive number and diskette side in the same format as the Seek command. The third byte must be equal to the track number the head is currently at. The fourth byte is the side number (=0 for single sided drives, 0 or 1 for double-sided drives). The sector number to start reading at is the fifth byte. The sixth byte in conjunction with the ninth byte gives a code for the number of bytes in the sector. For the 256 byte sectors used by CODOS, the sixth byte should be set to 01 and the ninth set to FF. The seventh byte gives the last sector number to read. It should equal the fifth byte to specify a single sector read. The eighth byte gives the gap length between sectors and is normally set to 0E for 26 sectors, 256 bytes/sector, double density.

When the read operation is complete, the controller will request an interrupt and the program should respond by reading status bytes back. (Do not execute a Sense Interrupt Status to get the status.) The first three status bytes (from a total of 7) give an error code. Normal termination in the K-1013 is for the first byte to read 40+4*(head number)+(drive number) which is hex 40 for a single-sided drive 0. The second status byte should read hex 80 and the third should be all zeroes. Anything else indicates some kind of read error and the data sheet should be consulted for the meaning.

Write

In most respects the Write command is identical to the read command. Before executing a write however the DMA direction bit should be set for read (Hardware Control Register bit 0=0). Once a Write command has been started, it will write continuously just like the read command. This is handled in the same way as with the Read command. The normal command code for write is 45 which gives double density and does not continue writing from one side to the other on double-sided disks. The remaining 8 bytes of the command are exactly the same as for the corresponding Read command. Also, execution and the 7 status bytes returned at completion are the same as for Read.

Following the write command a delay of at least 500uS must elapse before attempting to seek. If this delay is not allowed, either the drive will ignore the first step pulse or data on the adjacent track will be damaged by the tunnel erase head which remains energized for 500uS after the write current is turned off.

Format

The Format command is used to erase a disk and write the various address marks necessary to define the sector boundaries. The Format command applies to an entire track although all tracks on a disk need not be formatted the same way. The standard format for CODOS disks is similar to that used on IBM double density systems except that all tracks are double density. This format defines 26 sectors of 256 bytes on each of 77 tracks for a total of 512,512 bytes per diskette side. An alternate format useful for high speed data acquisition (e.g. digital audio) might use 16 sectors of 512 bytes for a total of 630,784 bytes, a 23% increase.

The command code for Format is normally 4D which specifies double density. The second byte specifies the drive and head number as with read and write commands. The third byte is a code for the number of bytes per sector; 01 is used for 256 bytes and 02 is used for 512 bytes. The fourth byte is the number of sectors per track and would normally be 1A hex for 26 decimal sectors per track. The fifth byte gives the gap length between sectors which is normally 36 for double density. The sixth byte is the filler value to which all of the data bytes will be set. CODOS uses EA.

During execution of the Format command, additional formatting data is read from memory via direct memory access. Thus before executing the Format command the DMA direction must be set to read (Hardware Control Register bit 0=0), the DMA address register set, and the formatting data to be described prepared in memory. Each sector to be formatted reads 4 bytes from memory. The first byte must equal the track number that is being formatted. The second byte must equal the side number being formatted (set to 0 for single sided). The third byte gives the sector ID for the sector being formatted. The fourth byte is a code for the sector length and must be equal to the third byte of the command string described above. For formatting 26 sectors then, 4*26 or 104 bytes of formatting data will have to be set up in memory.

Note that the sectors need not be sequentially numbered around the track and each track can be different thus allowing optimized numbering for faster throughput when the disk is later read or written. CODOS format takes advantage of this and uses alternate numbering and staggering from track to track to attain an average throughput of about 20K bytes per second when reading sequential data from disk such as when loading a program. The exact format is described in the CODOS manual.

When the entire track has been formatted (as signalled by the second occurrence of the index hole), an interrupt is generated and 7 status bytes may be read. Normal termination is for the first status byte to read 4*(side number)+(drive number) and the second and third status bytes to read zero. As with the Write command, a delay of at least 500uS must elapse before issuing a Seek to the next track so that tunnel erase is completed.

JUMPER OPTIONS

In order to accommodate a variety of system configurations, the K-1013 Disk Controller board has a number of jumper options. In order to simplify, or possibly eliminate, the task of configuring the board for the user's system, the board is shipped with a "standard" jumper configuration that should be suitable for the largest number of users. This standard configuration is listed on page 1 and is also designated with an * in the jumper option tables in this section. There are three classes of jumpers: address selection, system characteristics, and disk characteristics. Each of these will be described in detail in the following paragraphs.

ADDRESS SELECTION JUMPERS

To the using system, the K-1013 Disk Controller looks like 16K bytes of memory. This 16K is actually broken down into two completely independent 8K blocks. One of these blocks, which is called User RAM, is totally free for use as 8K of read/write memory. The other block, which is called System RAM, consists of 7.8K of read/write memory, 248 bytes of read-only memory, and the various I/O port registers associated with the disk controller chip (see the Programming section). This block is normally used to hold the CODOS Disk Operating System although it too can be successfully used as memory if its write protect flip-flop is turned off.

Each block has its own set of address selection jumpers which are small staple-shaped pieces of wire with white insulation and chisel pointed ends. They may be repeatedly plugged into and removed from the jumper sockets without harm. There should be enough jumpers supplied with the board to support any desired reconfiguration. Alternatively, DIP switches may be installed if frequent reconfiguration is anticipated. All address selection jumpers are installed in the socket labelled U27 (see the assembly diagram on page 64).

<u>ADDRESS RANGE</u>	<u>SYSTEM RAM JUMPERS</u>				<u>USER RAM JUMPERS</u>			
0000 - 1FFF				8-9				4-13
1000 - 2FFF			7-10				3-14	
2000 - 3FFF			7-10	8-9			3-14	4-13
3000 - 4FFF	6-11				2-15			
4000 - 5FFF	6-11			8-9	2-15 *			4-13 *
5000 - 6FFF	6-11	7-10			2-15	3-14		
6000 - 7FFF	6-11	7-10	8-9		2-15	3-14	4-13	
7000 - 8FFF	5-12				1-16			
8000 - 9FFF	5-12 *			8-9 *	1-16			4-13
9000 - AFFF	5-12	7-10			1-16	3-14		
A000 - BFFF	5-12	7-10	8-9		1-16	3-14	4-13	
B000 - CFFF	5-12	6-11			1-16	2-15		
C000 - DFFF	5-12	6-11		8-9	1-16	2-15		4-13
D000 - EFFF	5-12	6-11	7-10		1-16	2-15	3-14	
E000 - FFFF	5-12	6-11	7-10	8-9	1-16	2-15	3-14	4-13

* Indicates standard jumper installed at the factory.

SYSTEM CHARACTERISTICS JUMPERS

The Vector Fetch Enable jumper is placed between U47 pins 4 and 13 and only has an effect in a KIM-1 system. When installed, the Reset, IRQ, and NMI vectors will be in the KIM monitor ROM as usual. When removed, the vectors refer to the ROM on board the K-1013 (provided that the System RAM is jumpered for E000-FFFF) and thus provides for automatic system loading in KIM-1 systems. SYM-1, AIM-65, and PET systems normally have their own monitor ROM in the vector area of memory and thus Reset will always enter their respective monitors. This jumper is normally installed.

The IRQ Enable jumper is placed between U47 pins 8 and 9. When installed, an interrupt request from the disk controller chip will be wire-ored with other interrupt sources in the system and cause an IRQ sequence in the 6502 to occur if the 6502 Interrupt Disable bit is turned off. The disk controller may be identified as the source of the interrupt by polling the Hardware Status Register on the K-1013 (see Programming section). When this jumper is in place, there is no way to disable interrupts from the disk controller without disabling all IRQ interrupts in the system. The CODOS Disk Operating System does not require interrupts to function and this jumper is normally removed.

The IPL option jumper is placed between U47 pins 6 and 11. Its only function is to set bit 6 in the K-1013 Hardware Status Register to a one if present. It is normally used to inform the Initial Program Load ROM that standard density (as opposed to double density) is being used in the system. This jumper is normally removed which signals double-density operation to the IPL program.

DISK CHARACTERISTICS JUMPERS

The Write Precompensation jumpers are used to control the amount of write precompensation used in double-density operation. These jumpers have no effect on standard density operation but one must be present for the write circuitry to function. 125NS is normally chosen for 8 inch disks and 250NS for 5 inch disks. In some cases with older drives not rated for double density, better results are obtained with 250NS for 8 inch and 500NS for 5 inch.

* U41-1 to U41-16	125NS
U41-2 to U41-15	500NS
U41-3 to U41-14	250NS

The Force 2-Sided jumper is used force the Two Side Sense input to the disk controller chip to a logic one. This in turn sets bit 3 of status register 3 to a one which indicates that a two-sided drive and diskette are present in the system. Its practical function is to allow the use of both sides of single-sided diskettes in two-sided drives (note however that single-sided diskettes are only certified on one side). True 2-sided diskettes have the aperture for the index sensor in a different location so that two-sided drives can sense when two-sided diskettes are being used. This jumper is normally removed.

The Write Clock jumper selects between 8 inch and 5 inch drives. This is not a pluggable jumper; rather it is an etch cut and a soldered-in jumper. The K-1013 is shipped with the write clock set for 8 inch disks. To use 5 inch disks, the line between J1 and J2 must be cut and then a jumper placed between the two J1 points and another placed between the J2 points. Note also that for operation with 5 inch drives that 470pF 5% polystyrene capacitors must be installed at C90, C92, and C94, 1000pF 10% at C86 and .01uF 10% at C96. Also the data separator adjustments should be performed as described in the Adjustment Procedure section.

DISK DRIVE CHARACTERISTICS

The K-1013 Floppy Disk Controller is designed to mate directly with Shugart compatible 8 inch drives. However because of its low cost and unbundled marketing technique, many customers may want to use incompatible drives that they have available. This is indeed possible and MTU has successfully operated a Qume Datatrak 8, a Calcomp model 142 and a Pertec FD400 with the controller. Minifloppies have not been tried but they too should be relatively easy to adapt (be sure to add the 5 capacitors and move the write clock jumper on the K-1013 to slow it down for minifloppy operation).

Fortunately all 8 inch floppy disk drives are very similar in their construction and operation. The major differences are power requirements, signal polarity, and cable connector used. While it may be possible to hack away at the K-1013 to resolve differences in signal polarity, it is strongly recommended that an adaptor board be constructed that makes the drive look Shugart compatible. Typically the board will be quite small containing only two or three connectors and a couple of IC's. In most cases it can simply be plugged into the incompatible drive's signal connector and then a standard cable plugged into the Shugart compatible connector. This technique would then allow mixing of different drive types in the same system.

In the following sections, each of the signals typically found in a floppy disk drive will be discussed giving the range of variations encountered by the author. Then a simple circuit to convert that signal to/from Shugart compatibility will be given where appropriate.

DRIVE SELECT

A Shugart compatible disk drive is intended to be used on a "disk bus" with up to 4 drives attached. When a drive sees its DRIVE SELECT signal go low, it places its status on the bus and receives its commands, if any, from the bus. When its DRIVE SELECT is high, the drive does absolutely nothing. Actually there are 4 DRIVE SELECT lines in the cable, one for each drive. In a Shugart compatible drive there is a jumper that selects which of the 4 lines a particular drive is to respond to and an adaptor board should be built the same way with a jumper socket or dipswitch. If the drive to be used only busses some of the signals or even none of them, high current open-collector bus drivers such as an 88xx should be used on the adaptor. If only a couple of signals are not set up for bussed operation, such as Ready or Head Load, then open collector power gates, such as the 7438, can be used instead. Remember that the 220 ohm pullup to +5 volts at the K-1013 and most disk drives requires a sink current capability of at least 24MA which is beyond the spec limits for standard TTL.

DRIVE MOTOR POWER


Virtually all 8 inch disk drives run the drive motors as long as AC power is applied. In drives that use a DC motor (such as the Pertec and most 5 inch drives), the motor will have to be wired so that it runs continuously since there is no signal for turning the motor on and off. If a door switch is available, it may be convenient to wire it so that the motor is on only when the door is closed.

STEPPER MOTOR POWER


Like drive motor power, the stepper motor generally has to be powered continuously. Some drives internally sense seek pulses and power up the motor for the duration of the seek. This could be simulated on the adaptor board with a retriggerable single-shot set for 50MS or so. It is not acceptable to use DRIVE SELECT to control the stepper power since the 1kHz scanning of the K-1013 will cause a high pitched squeal and possible motor overheating.

STEP, STEP IN

In a Shugart compatible drive, two lines are used to control seeking, The STEP line pulses low to make the drive seek to the adjacent track. The state of the STEP IN line during the STEP pulse determines the direction of seek. When STEP IN is low, the stepping will be in toward the center of the disk. Many drives have signals called STEP IN and STEP OUT. Pulsing the STEP IN line will cause seeking toward the center (higher numbered tracks) and pulsing the STEP OUT line will cause seeking toward the periphery. The circuit below can be used to convert the step and direction format to the step-in-step-out format:



Occasionally a drive will require a three phase input to operate the stepper motor. Using one requires a flip-flop arrangement to count STEP pulses and decode the count into 3-phase drive signals. The circuit toward the right should be satisfactory in most cases. The filter on the STEP line prevents noise picked up on the disk cable from falsely triggering the flip-flops. The power-on reset circuit insures that the flip-flops come up with only one motor phase energized.



LOW CURRENT

The current fed to the head during writing must be reduced on tracks 43 and higher. Only the polarity of this signal should cause trouble. The K-1013 provides a low logic level on this line for track 43 and greater and a high level for track 42 and less. Some drives sense the head position internally and therefore do not need this signal. Others simply ignore it.


READ DATA, WRITE DATA

There should be no problem with these signals. All drives that have been seen expect low-going pulses on the WRITE DATA line to generate flux reversals and give back low-going pulses on the READ DATA line to mark flux reversals read. If separated data and clock are available, ignore them; the K-1013 expects raw data (clocks and data mixed).



INDEX

The K-1013 uses a soft sector disk format. Accordingly it expects to see a single pulse on the INDEX line for every rotation of the disk. Actually the index is only used during the Format command and as a timeout signal to terminate commands when the desired sector cannot be found. If the disk drive has a separated Index and Sector output, the Sector output will normally have the correct signal when a soft-sectored disk is inserted (only one hold punched in the media).

The circuit below can be added to a disk drive (even if it is Shugart compatible) to allow the use of either hard or soft sector diskettes. This might be useful if one has a large inventory of hard sector diskettes and no other use for them. Be aware that the circuit only makes the Index pulse compatible, hard sector formats cannot be read or written by the K-1013.



Most disk drives have a circuit that senses when a diskette is inserted and is up to proper rotational speed. This is normally done with a retriggerable single shot that looks at the index pulses and requires that they have a minimum frequency for a period of time before Ready status is generated. Having a proper Ready signal prevents the K-1013 from becoming "hung up" when trying to read from a drive that is not generating index pulses. Two different Ready circuits are given below. The one on the left may be used with drives that have a door closed switch. The one on the right is more sophisticated and may be used with any drive.




FAULT SENSE AND RESET

Some drives have what is known as a "write fault sensor" which is intended to detect failures in the internal write logic of the drive. If one of the defined fault conditions is detected a flip-flop is set which prevents further use of the drive. Over the years users have found this feature of limited usefulness and Shugart drives do not have the feature. If your drive has a write fault circuit, just ignore it if possible. If absolutely necessary, two of the unused signal lines in the cable can be assigned and the FAULT SENSE and FAULT RESET signals on the K-1013 wired over to them.

ERASE ENABLE

Every floppy disk drive has an "erase" head mounted behind the read/write head. Its function is to trim away the edges of the written track so that slight amounts of misalignment do not affect readback signal amplitude. When writing new data in a sector it is desirable to trim only the data written. Thus because of the physical displacement of the erase head with respect to the read/write head, application and removal of current to the erase head must lag the application and removal of write current. Most disk drives have the necessary delay circuitry built-in but a couple on the market do not. The IBM diskette format standard in conjunction with standard read/write head geometry requires that erase current application be delayed 200uS from write current application and that erase current removal be delayed 475uS from write current removal. The circuit below can be used to perform this function for drives that need an ERASE ENABLE signal. Adjustment is performed by setting R1 for a 475uS trailing edge delay first and then R2 for a 200uS leading edge delay. WRITE ENABLE pulse widths must be at least 5MS and separated by 5MS for this circuit to work properly.



PRINCIPLES OF OPERATION

The K-1013 Disk Controller is basically a 16K memory board with a disk controller IC, direct memory access logic, TTL registers, and 256 bytes of PROM added. In operation it is synchronized to the 6502 bus cycle which is expected to be 1.0MHz to close tolerances. Although there are a lot of parts on the board, its operation is straightforward. In addition to the digital logic, there is a small amount of analog circuitry in the clock generator and data separator. There should be enough information in this section to allow an experienced technician to understand the board's operation and make repairs and adjustments.

Page 65 shows a block diagram of the K-1013 Disk Controller board. Data are exchanged among the various elements of the board via a central bidirectional data bus. Because of the two-phase bus cycle of the 6502, this internal bus can be devoted to internal operations such as direct memory access and memory refreshing during Phase 1 and then turned over to the 6502 (if the board is addressed) during Phase 2. The memory IC's and the uPD765 disk controller IC are therefore operated at a 2mHz cycle rate which these modern devices handle quite well. The address bus is unidirectional being simply a buffered version of the 6502 address bus and two levels of multiplexors are used to select addresses from one of three sources for the RAM chips themselves.

ADDRESS RECOGNIZER

Because of the large number of different address ranges to be decoded and flexible address jumpering, a fairly large amount of logic located at the right side of page 1 of the schematics is devoted to address recognition. All 16 address lines are first buffered by U1 and U2 which are low power non-inverting octal buffers to produce LOC AB0 through LOC AB15. U29-6 in conjunction with inverters at its input produces KIM DEC ENAB for KIM-1 systems which goes low when addresses in the range of 0000 through 1FFF are on the address bus. U8-8 detects addresses in the range of FF00 - FFFF and generates KIM VECT FETCH when they are seen. Germanium diode D4 in series with its output simulates the open-collector output which is needed. The Vector Fetch Enab jumper between U47-4 and U47-13 allows this signal onto the bus when it is inserted.

The first level of address decoding determines whether the User RAM block or the System RAM block is addressed, if either. This is accomplished with two completely separate circuits. A block recognizer operates by taking the 4 most significant address lines and then adding a 4 bit constant to them with a 4 bit adder. When the sum is either E or F, the recognizer is satisfied. The value of the constant is determined by 4 jumpers which in turn determine the 8K range on 4K boundaries that the recognizer will respond to. U28 in conjunction with U29-8 recognizes addresses intended for the User RAM block while U18 in conjunction with U29-12 recognizes System RAM addresses. Test points are provided for USRRAM ADRD and SYSRAM ADRD to facilitate troubleshooting. U39-8 logically OR's the two signals together to produce a board addressed signal.

U17-8 determines if the on-board PROM might be addressed by looking for an F from the System RAM adder (U18) and LOC AB8 through LOC AB11 to be all ones. U7-8 looks for addresses between xxE8 and xxEF which are candidates for the various I/O registers on the K-1013. U38-12 makes the final decision about whether a System RAM address actually refers to RAM by requiring that SYSRAM ADRD be true and that the output from U17-8 be false. U38-6 makes the final decision about PROM addresses by requiring that SYSRAM ADRD be true, U17-8 be true, and U7-8 be false. U38-8 makes the final decision about I/O addresses by requiring SYSRAM ADRD be true, U17-8 be true, and U7-8 be true. When I/O addresses are detected by U38-8, U40, which is a 1-of-10 decoder, is enabled which looks at LOC AB0, LOC AB1, and the read/write line to determine exactly which device to activate.

DATA BUS BUFFERS

The data bus is buffered by two octal buffers, U3 and U9. If something on the board is addressed and the 6502 is performing a Read cycle (6502 R/W high), U9 is activated during PHASE 2 to drive the 6502 data bus with read data. If something on the board is addressed and the 6502 is performing a Write cycle (6502 R/W low), U3 is activated during PHASE 2 to drive the internal K-1013 data bus (LOC DB0 - LOC DB7) with write data. Neither buffer is activated during PHASE 1 in order to reduce noise generation.

HARDWARE CONTROL REGISTER

The Hardware Control Register is in the middle of schematic page 2 and consists of two flip-flops. These are wired up as a D-type register and are clocked by the trailing edge of CNTL WRT which is activated when address 1FE8 in the System RAM is written to. LOC DB0 is written into the bottom flip-flop which controls the direction of DMA data transfers. LOC DB1 is written into the top flip-flop which allows or inhibits writing into the System RAM by the 6502. Reset from the bus is connected to both flip-flops in order to put them into a known state (DMA mode=read, System RAM write disabled) at power-up.

HARDWARE STATUS REGISTER

The Hardware Status Register is at the top left corner of schematic page 3. It consists simply of two tri-state buffers which gate data onto LOC DB6 and LOC DB7 when activated by STATUS READ which in turn responds to read cycles from address 1FE8 in the System RAM. The Interrupt Request line from the uPD765 floppy chip is gated onto LOC DB7. A pluggable jumper determines the logic level gated onto LOC DB6.

DMA ADDRESS COUNTER

The DMA address counter is in the center of schematic page 4. It is a 14 bit counter with the least significant 6 bits being U22 which is an asynchronous clearable counter and the most significant 8 bits being U33 and U43 which are 4 bit synchronous loadable counters. Only 14 bits of counter are necessary because there is only 16K of on-board memory to address.

Normally the counters are set up to count pulses seen on the DMA CYC line. When the most significant bit of the asynchronous counter makes a 1-to-0 transition, it is coupled through C77 and U62-6 to clock the synchronous counters which are set up for counting. However when the address decoder generates DMA CNT LD, the asynchronous counters are cleared and the synchronous counters are loaded from LOC DB0 - LOC DB7. The delay network formed by R15 and C58 insures that the counters are kept in the Load Enable state long enough after clocking to load properly. U62-6 functions as an OR gate so that the synchronous counters are clocked either by DMA CNT LD or by a carry out from the asynchronous counters.

IPL PROM

The IPL ROM is at the left center of schematic page 4. It is activated during read cycles when ROM CS1 is true by virtue of its two chip select inputs. Its 8 address inputs are connected directly to LOC AB0 - LOC AB7 for addressing of its 256 bytes. The 8 tri-state outputs are connected directly to the on-board LOC DB bus. A type 6309 (or equivalent) 256 word by 8 bit fusible link PROM is used. Note that locations E8-EF cannot be read from the PROM because the address decoder overlays them with I/O register addresses.

uPD765 FLOPPY DISK CHIP ADDRESSING

The uPD765 Floppy Disk Controller IC is located at the upper left corner of schematic page 3. It has only two internal registers that must be addressed. LOC ABO is used to distinguish between the Main Status Register and the Data Register. The uPD765 has separate \overline{RD} and \overline{WR} inputs which are used to strobe data from and into internal registers respectively. The driving signals, FDC RD and FDC WRT are generated by the DMA logic which simply OR's DMA access to the uPD765 with outputs from the address decoder for 6502 access. Its bidirectional data bus is simply tied to the on-board LOC DB bus.

TIMING GENERATOR

The timing generator is at the left side of schematic page 2. All timing is generated by counting down an 8MHz clock and then decoding the count in various ways to insure that accurate timing is always generated. The timing diagram on page XX may be consulted for detailed timing relationships.

The timing generator is synchronized to the trailing edge of 6502 PHASE 2 by means of a phase-locked loop which is at the bottom left of the drawing. U57-8 is a simple Schmidt trigger oscillator with a nominal frequency (which can be adjusted with R27) of 8MHz. By connecting R30 to the R-C node, the frequency can be controlled by the application of a DC voltage to its free end. Although the linear control range is only 20% or so, it is ample for locking onto the crystal controlled system clock. The 8MHz output at U57-8 is normally asymmetrical (35% high, 65% low) and goes to a number of places including the synchronous 4 bit counter, U21. U31-6 decodes the counter status to produce a low-going signal with duty cycle of 25% at a frequency of 1MHz. This is the comparison signal for the phase comparator. 6502 PHASE 2 is the reference signal and U50 is used as a phase comparator. The output of the phase comparator simply floats for 3/4 of each μ S cycle since it is actually a tri-state gate. When it is enabled by U31-6, the output first goes high (since when locked 6502 PHASE 2 would be high), then goes low when 6502 PHASE 2 terminates, and then floats when disabled by U31-6. The ratio of high-to-low time of this signal is averaged by lowpass filter R31, C84, and R29 which is then the control voltage to the 8MHz oscillator.

Normally the trailing edge of 6502 PHASE 2 occurs midway in the "window" defined by the output of U31-6. Locking action can be understood by considering what would happen if 6502 PHASE 2 terminated later in the window, i.e., slowed down slightly. The output of the phase comparator would then be high for a longer time and low for a shorter time thus raising the averaged control voltage. Since a higher control voltage slows down the oscillator, the window frequency would decrease to match the input. The converse would occur if 6502 PHASE 2 should speed up. R27 can be adjusted to center the trailing edge of 6502 PHASE 2 in the window for accurate timing. This circuit has been found to be highly reliable and is in fact used on virtually all MTU bus interface products to provide a phase locked high frequency clock for timing generation.

The most critical timing signals needed are those that operate the 16K dynamic RAM chips. U42-6 and both halves of U32 are set up as a 3 bit shift register delay line to generate the RAS, address swap, and CAS sequence needed by the memories. A memory cycle is started if MEM CYC ENAB is true when bit 1 of the 4 bit timing counter is low and a positive edge of 8 MHz CLOCK is seen. U42-6 then goes low generating RAS which starts the timing chain for the memory cycle. The next negative edge of 8 MHz CLOCK flips U32-6 which through the memory address multiplexor, switches from row address to column address. Finally, the next positive edge of 8 MHz CLOCK after the address is switched generates CAS which latches the column address in the RAM chip and activates the RAM I/O circuitry. At the end of the memory cycle, U42-6 is jammed back high by U20-8 and U32-6 and U31-10 follows later in preparation for another memory cycle.

The uPD765 Floppy Disk Controller IC requires a Write Clock signal that is exactly twice the bit rate to the floppy disk and is 250NS wide independent of its frequency. U5-10 acts as a fifth counter bit on the timing generator and in conjunction with U31-3 and U11-6 produce FDC WRT CLK at a frequency of 1.0MHz, .5MHz, or .25MHz depending on the disk type and recording density. With the J1 and J2 jumper set for standard 8" disks, FDC WRT CLK will be .5MHz if MFM MODE is a logic one and will be 1.0MHz if MFM MODE is a logic zero, With the J1 and J2 jumpers set for mini disk operation, both frequencies are divided by two for .25MHz and .5MHz respectively. The pulse width in all cases is 250NS.

Z11 produces a .5uS pulse every 4uS which triggers a refresh cycle for the memory chips. However, if a DMA cycle is in progress the refresh cycle is omitted until the next 4uS period. There is no chance that DMA will lock out refreshing however because the maximum data rate to or from the disk is every 16uS. Even if every DMA cycle preempted a refresh cycle, the refresh rate would only drop from 128 cycles per .5MS to 128 cycles per .62MS.

MEMORY CYCLE CONTROL

The Memory Cycle control circuitry is at the top right of schematic page 2. Its main function is to determine if a memory cycle is needed during PHASE 1 and if so, whether it is a DMA cycle involving the uPD765 chip or a refresh cycle. It also distinguishes between read and write cycles based on the setting of the DMA WRITE and WRITE PROT flip-flops. A DMA control chip, such as an 8257, was not used because it is too slow to control .5uS memory cycles.

U42-10 is used to synchronize DMA requests from the uPD765 to memory cycle opportunities during PHASE 1. When U42-10 is set, it sends an acknowledge back to the uPD765 (FDC DACK) which then drops its request. The request is dropped soon enough so that two DMA cycles are not taken. U52-11 logically AND's the DMA flip-flop with CNTC (which is approximately the same as PHASE 1) and generates DMA CYC and DMA CYC through inverter U53-12. If the DMA mode is read, U52-3 will generate a write pulse coincident with DMA CYC for the uPD765 which is OR'ed with write pulses from the 6502 in U62-3. If the DMA mode is write, U52-6 will generate a read pulse which is OR'ed with read pulses from the 6502 in U62-11. The delay network consisting of R52 and C98 prevents possible overlap of the uPD765 driving the LOC DB bus before the RAM chips have stopped driving it.

Considerable logic is required to generate RAM WE only when needed. U52-8 requests the generation of RAM WE during all DMA cycles when the DMA mode is write. U30-6 requests RAM WE when the System RAM is addressed by the 6502, a 6502 write cycle is in progress, and the Write Protect is off. CNTC is factored in to include only 6502 cycles during PHASE 2. U20-6 requests RAM WE when the User RAM is addressed by the 6502 and a 6502 write cycle is in progress. All of these requests are OR'ed together in U20-12. The result is AND'ed with RAS to produce a properly timed RAM WE pulse for the RAM chips.

The circuitry at the top right of schematic page 1 also controls memory cycles. U30-8 OR's cycle requests from 4 different sources to produce MEM CYC ENAB which then triggers the timing generator to execute a memory cycle. Two of the sources, DMA CYC and REF CYC have already been covered. The third source is User RAM Addressed and the fourth is System RAM Addressed AND'ed with PROM not addressed.

REFRESH ADDRESS COUNTER

The refresh address counter is at the bottom left corner of page 4. It is simply an 8 bit asynchronous counter that counts up on the trailing edge of REF CYC pulses. The eighth bit is not needed to refresh 16K RAM chips.

MEMORY ADDRESS MULTIPLEXOR

The Memory Address Multiplexor is at the bottom right of schematic page 4. It is actually a two-level multiplexor and simultaneously performs address selection from 3 different sources and row/column multiplexing for the RAM chips. U13 and U23 form the first multiplex level which selects between the refresh address and the low 7 bits of the DMA address. Note that the high 7 bits of the DMA address will actually be the high 7 bits of the refresh address but these address bits are ignored during refresh cycles.

The output of the first level multiplexor along with the upper 7 DMA address bits and all 14 of the 6502 address bits enters a 4 input 7 bit multiplexor made from U14, U24, U34, and U44. One of the select inputs to this multiplexor selects between 6502 address and DMA/refresh address under the control of CNTC. Thus the 6502 address is selected during PHASE 2 and the DMA/refresh address is selected during PHASE 1. (Actually there is some timing skew because CNTC is not the exact inverse of PHASE 2.) The other select input is connected to the MUX ROW/COL output of the timing generator which selects between the lower 7 address bits (row address) and upper 7 address bits (column address) at the proper point in the memory cycle. Since only 8 type 4116 RAM's are being driven, the bare outputs of the 74LS153's in the multiplexor are sufficient to drive the address inputs.

MEMORY ARRAY

The actual memory matrix is at the top of schematic page 4. All lines to the memory chips except data input and data output are simply wired in parallel. One .1uF capacitor per chip on both the +12 and -5 power supply busses and a gridded ground network on the board minimize noise generation. Since "early write" timing is used on the RAM's, their data input and data output lines can simply be connected to the on-board bidirectional LOC DB bus.

FLOPPY DISK INTERFACE

Unfortunately the inputs and outputs of the uPD765 Floppy Disk Controller IC cannot be simply connected to a floppy disk drive. Instead, most signals must be buffered and some must be multiplexed because of pin count limitations of the uPD765. In a system with several disk drives, all are parallel bussed and only one at a time is selected by the K-1013 for operation. U61 is a decoder that accepts the two Unit Select outputs of the uPD765 and pulls one of the DRV SEL lines low in response. The drive responds by sending status back to the K-1013 and accepting commands, if any, from the K-1013. Except during read and write operations, all 4 drives (even if they are not installed) are being scanned at a 1KHz rate for status changes.

Four of the uPD765 pins are multiplexed to give the effect of 8 in two groups of 4. The signals that are multiplexed have been chosen so that 4 of them are significant only during read/write operations and the other 4 are significant only during seeking and idle periods. A signal from the uPD765 called RW/SEEK determines which group is active. The signals within a group are further divided into 2 input signals (drive to uPD765) and 2 output signals. Quad tri-state inverters U50 and U59 are appropriately wired to do the necessary multiplexing and demultiplexing with high output drive capability. The 4 input signals that are multiplexed are WRITE PROT, TRACK 00, 2-SIDE SENSE, and FAULT SENSE. The latter signal is not normally present on Shugart compatible drives so it simply goes to a pad on the K-1013. The 4 output signals that are multiplexed are LOW CURRENT, STEP, STEP IN, and FAULT RESET. Like FAULT SENSE, FAULT RESET simply goes to a pad. The READY status from the disk drive is not multiplexed and is simply inverted by U51-8 before going to the uPD765. INDEX is likewise inverted by U51-10 and sent directly to the uPD765.

Three outputs from the uPD765 are buffered and sent to the disk drive. These are HDL (Head Load), HD (Head select for double-sided drives), and WE (Write Enable). The interrupt request output goes to the Hardware Status gate (U59), and also through open-collector inverter U60 to the 6502 IRQ bus line if the IRQ ENAB jumper is installed. The 8MHz clock input to the uPD765 is buffered and given an appropriate duty cycle by U51-6. Pullup resistor R52 gives the somewhat higher logic 1 level required by the uPD765.

WRITE PRECOMPENSATION

During readback of double-density data from diskette, the recorded pulses experience a predictable shift away from their ideal positions in time which make data decoding errors more likely. This tendency may be counteracted by shifting the pulses in the opposite direction when written which is called precompensation. The uPD765 internally computes whether a pulse should be written early, on-time, or late and supplies this information on the PS0 and PS1 lines to the write logic.

U48 is connected as a 3 bit shift register which shifts the FDC WRT DATA output of the uPD765 at a rate determined by the PRECOMP jumper currently in use. Thus the A, B, and C outputs of the register represent early, on-time, and late pulse timing respectively. Multiplexor U58 selects one of these pulses under control of PS0 and PS1 and sends the result through U60-12 for buffering to the disk drive.

DATA SEPARATOR

More than any other portion of a disk controller the data separator determines the overall reliability of the disk system. Not surprisingly, it is also the most difficult circuit to design. The data separator used on the K-1013 is a true analog phase locked loop with none of the time quantization error found in digital phase locked loops.

Actually the uPD765 does the separation of data pulses from clock pulses internally but it must have a clock input (called FDC DATA WINDOW) synchronized to the pulse stream to function. This clock input is a square wave phased to the pulse stream such that pulses occur near the center of half-cycles of the clock. Internally the uPD765 simply registers whether a pulse occurred during a half-cycle or not and the data is separated based on the pattern of pulse-no pulse seen. If a pulse occurred for every half-cycle of the clock, then any of a variety of integrated circuit phase locked loops could be used. Unfortunately they all fail when presented with inputs having "missing" pulses.

Since the goal is to adjust the frequency of the clock so that pulses occur midway in its half-cycles, a phase comparator based on the difference between the actual position of the pulse and its ideal position can be constructed. If a pulse is missing during a half-cycle, the frequency of the clock should be left alone. In order to distinguish ahead of time the difference between a very late pulse and a missing one, the input pulses need to be delayed by 1/2 of the window width. This is accomplished by U64-13 which produces a 1.0uS output for single density tracking and U64-5 which produces a .5uS output for double density frequency tracking. Both pulse widths may be doubled for mini floppy applications by adding C90 and C92.

The timing diagram on page 40 tells better than words how the phase comparator works. Basically, flip-flop U55-7 is turned on by the data pulse if it is early and turned off at the center point of the window. Thus its on-time is proportional to how early the pulse is. If the pulse is late instead, U55-10 instead turns on at the center point and turns off when the pulse actually appears giving a pulse width proportional to how late the pulse was. If there was no pulse at all (single-shot not triggered), then neither flip-flop is turned on and no frequency adjustment is made.

C97 acts as an integrator (type of low-pass filter) for the early and late pulses from the U55 flip-flops. R26 and C87 "shapes" the response of the filter to prevent excessive overshoot when the loop is locking up. When not disturbed (no pulses within the window), it will retain its charge and thus specify a constant frequency from the voltage controlled oscillator. R51 and R25 do however very gradually pull C97 to +2.5 volts and the oscillator to a "center frequency" value when pulses are absent for long periods. If U55-7 momentarily goes low because a pulse arrived early, D6 becomes reverse biased which allows some of the charge on C97 to go to ground through D7 and R23. This causes a slight reduction in voltage on C97 which will speed up the oscillator to counteract the early pulse. Conversely, if U55-10 goes high because of a late pulse, some charge is added to C97 through D8 and R24 which slows down the oscillator.

Q1, R50, Q2, and R48 form a simple unity gain buffer amplifier to match the high impedance level at the base of Q1 to the low impedance level at the control voltage input to the oscillator. The complementary NPN and PNP transistors reduce the input-to-output offset voltage of the amplifier to about 100mV. U56-8, R49, R46, and C95 form a Schmidt trigger oscillator which is made voltage-controlled by the addition of R47. The nominal frequency of the oscillator is 2MHz which can be adjusted with R49. It is important that the other half of U56 only be used in circuitry that is synchronous to the oscillator.

U54 is used as a 1 bit counter followed by a two bit counter. The single/double density signal from the uPD765 selects either the 1MHz output of the first counter for single density or the 2MHz output of the oscillator for double density. This is accomplished with AND-OR-INVERT gate U63-6 which is wired up as a simple 2 input multiplexor. The output of the 2 bit counter is the actual window signal to the disk controller while the B output is used to establish the center point of the window for use by the phase comparator. U63-8 selects either the 1.0uS single-shot output for single-density or the .5uS single shot for double-density. C66, R16, and R17 convert the wide data pulses from the disk drive into very narrow pulses for the disk controller and phase comparator. Since the entire pulse must be within the data window, narrow pulses are preferred for maximum tolerance of pulse position deviation without error.

POWER SUPPLY


The on-board power supply is at the bottom right corner of schematic page 2. Positive 5 volts for the board logic is derived from the unregulated +8 input by VR2 which is a 1 amp 5 volt IC regulator. C11 prevents oscillation and numerous .05uF bypass capacitors maintain regulation during transient current drains. Positive 12 volts for the memory IC's is provided by VR1. C7 suppresses oscillation and provides the addition filtering needed by MTU K-series power supplies on their 16 volt unregulated outputs. C10 absorbs the large current transients typical of dynamic memories. Negative 5 volts for the memory chips is provided by a charge pump circuit consisting of C9, D2, D3, and C8. The circuit is driven from a 12 volt amplitude 1MHz square wave provided by open-collector inverter U60-8 and R6. Shunt regulator D1 limits the negative voltage to -5 volts and in so doing limits the swing at U60-4 to about 6 volts. D1 also prevents the -5 bus from becoming substantially positive during component failure and thus prevents possible damage to the memory chips.

ADJUSTMENT PROCEDURE

Four adjustments are provided on the K-1013 to optimize performance. All are normally made at the factory and the trim pots are sealed with a black adhesive dot. If after troubleshooting or replacing components readjustment is required, please read the appropriate sections. An oscilloscope is required to make the adjustments accurately. A 10MHz DC coupled triggered sweep scope is adequate.

8 MHZ CLOCK (BUS SYNC)

All timing is derived from the 1.0MHz system PHASE 2 clock via a times 8 phase locked frequency multiplier. With the K-1013 in the system receiving PHASE 2 and powered up, connect the scope to TP13 at the top left corner of the board. One should see a doublet pulse as pictured below with a repetition rate of 1MHz. If an unsynchronized mess is seen or the positive and negative portions of the pulse are not of equal width, rotate R27 until the proper waveform is seen. Double-check the frequency to be certain that the loop has not locked on a subharmonic.



DATA SEPARATOR SINGLE-SHOTS

To adjust the single-shots, first disconnect the disk drives and jumper U5-10 to pin 46 on the disk cable connector (J1). This is a .25MHz square wave that simulates data pulses from the disk. Next connect the scope to TP16 which should display positive-going pulses approximately 1μs wide and exactly 4μs apart (you may calibrate the scope sweep to the 4μs if needed for maximum accuracy in the pulse width adjustment). Adjust R42 (which has a fairly limited range) until the pulse width is exactly 1.0μs. If capacitors have been added for minifloppy operation, adjust for exactly 2.0μs. To adjust the double-density single-shot, connect the scope to TP12 and adjust R45 for exactly .5μs (1.0μs for minifloppy).

DATA SEPARATOR VCO ADJUSTMENT

The center frequency of the VCO in the data separator needs to be adjusted to 2MHz for best data recovery reliability. When making this adjustment, there should be no read data pulses coming into the K-1013. If necessary the disk drives should be disconnected. With power on and the scope connected to U54-12, adjust R49 until a 1MHz square wave is seen. The VCO output itself should not be probed during adjustment since the added load capacitance will shift its frequency slightly. If C94 has been added for minifloppy operation, adjust R49 for a .5MHz square wave. After adjustment, double check the DC error voltage at TP17 which should be 2.5 volts. If it is not 2.5 volts or it is varying, verify that pulses are not being received on the READ DATA line.

TROUBLESHOOTING

Before being shipped, all K-1013 are actually plugged into a system and the disk diagnostic in the back of this manual run. CODOS is also loaded and executed. Finally the on-board memory is checked with a memory test program for 24 hours with no errors allowed. Thus when properly connected to the system and to a functioning disk drive, there should be few if any problems.

MEMORY FAILURES

If the board is failing to respond to its address, double check the jumper settings. Also make sure that all of the bus signals, particularly the 16 address lines, needed are actually connected. Try looking at every 4K block in the system to determine if the K-1013 is responding to an incorrect address. If such is the case and the jumpers have been moved, then one of the adder chips U18 or U28 is probably bad. If it appears that the K-1013 has not synchronized to the bus cycle, verify that PHASE 2 is indeed 1.0MHz (+1%). If it is in tolerance, make the 8MHz clock adjustment (see Adjustments section).

If the memory test program fails and the addressing jumpers have been changed, make sure it is testing the right addresses. If the error is consistently at one bit, then the corresponding memory chip should be replaced. Use a 4116 type 4K RAM with a 200NS speed or less. If the errors affect several bits in a seemingly random pattern but read and write from the monitor seems to work, an address line in the RAM array may have shorted to another line through a bent over pin or embedded metal fragment.

DISK FAILURES

The most common problems are related to disk drive connection. If the Level 1 disk test does absolutely nothing when executed, then disk drive 0 is probably not ready. Most drives require a diskette to be inserted and the door closed before becoming ready. Some may have internal jumpers to select between hard and soft sectoring and their ready circuitry might not work unless configured for soft sectoring.

If the error code indicates that the Recalibrate command failed, then either the drive is not recognizing step pulses or the track 0 sensor is not working. If the drive gave an initial buzz and the head moved away from the center of the diskette, then the problem is the track 0 sensing. If the random seek test failed, the disk drive may not be able to keep up with the step frequency used or its head settling time may be longer than 20 milliseconds. Try a slower seek speed (see program listing). If a step-in-step-out to step-and-direction translator was constructed, step-in may not be working.

If the Format test (Level 2) fails or hangs up, the likely cause is no index pulses reaching the K-1013. Make sure the diskette is not inserted backwards! If no sectors can be read on the read test, look at the error code and uPD765 status bytes. If the status bytes read 40 04 00 or 40 01 01 then it is likely that the Format test did not write anything. Verify that Write Enable is reaching the disk drive and that a write permit tab is put on the diskette (if the diskette has the necessary notch and the drive has the write protect feature). If the read error rate seems excessive, make sure the diskette and drive is rated for double-density. If the problem persists, check the single-shot and VCO adjustments in the data separator.

If all parts of the disk test program operate satisfactorily but the CODOS distribution diskette cannot be read, the drive is probably out of alignment. See the service manual supplied with the drive for alignment instructions.

μPD765

PROCESSOR INTERFACE

During Command or Result Phases the Main Status Register (described earlier) must be read by the processor before each byte of information is written into or read from the Data Register. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the μPD765. Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the μPD765. On the other hand, during the Result Phase, D6 and D7 in the Main Status Register must both be 1's (D6 = 1 and D7 = 1) before reading each byte from the Data Register. Note, this reading of the Main Status Register before each byte transfer to the μPD765 is required in only the Command and Result Phases, and NOT during the Execution Phase.

During the Execution Phase, the Main Status Register need not be read. If the μPD765 is in the NON-DMA Mode, then the receipt of each data byte (if μPD765 is reading data from FDD) is indicated by an Interrupt signal on pin 18 (INT = 1). The generation of a Read signal (\overline{RD} = 0) will reset the Interrupt as well as output the Data onto the Data Bus. If the processor cannot handle Interrupts fast enough (every 13 μs) then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process then the \overline{WR} signal performs the reset to the Interrupt signal.

If the μPD765 is in the DMA Mode, no Interrupts are generated during the Execution Phase. The μPD765 generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a \overline{DACK} = 0 (DMA Acknowledge) and a RD = 0 (Read signal). When the DMA Acknowledge signal goes low (\overline{DACK} = 0) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a \overline{WR} signal will appear instead of RD. After the Execution Phase has been completed (Terminal Count has occurred) then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase. When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0).

It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The μPD765 will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The μPD765 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after successfully completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the μPD765 to form the Command Phase, and are read out of the μPD765 in the Result Phase, must occur in the order shown in the Command Table. That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the μPD765, the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command is automatically ended and the μPD765 is ready for a new command.

Notes: ① Symbols used in this table are described at the end of this section.
② A_0 should equal binary 1 for all operations.
③ X = Don't care, usually made to equal binary 0.

INSTRUCTION SET (CONT.)

μPD765

DATA BUS											REMARKS
PHASE	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
SCAN LOW OR EQUAL											
Command	W	MT	MF	SK	1	1	0	0	1	Command Codes Sector ID information prior Command execution	
	W	X	X	X	X	X	HD	US1	US0		
	W	_____C_____									
	W	_____H_____									
	W	_____R_____									
	W	_____N_____									
	W	_____EOT_____									
Execution	W	_____GPL_____									
	W	_____STP_____									
	Data-compare between the FDD and main-system										
Result	R	_____ST 0_____									Status information after Command execution Sector ID information after Command execution
	R	_____ST 1_____									
	R	_____ST 2_____									
	R	_____C_____									
	R	_____H_____									
	R	_____R_____									
	R	_____N_____									
SCAN HIGH OR EQUAL											
Command	W	MT	MF	SK	1	1	1	0	1	Command Codes Sector ID information prior Command execution	
	W	X	X	X	X	X	HD	US1	US0		
	W	_____C_____									
	W	_____H_____									
	W	_____R_____									
	W	_____N_____									
	W	_____EOT_____									
Execution	W	_____GPL_____									
	W	_____STP_____									
	Data-compare between the FDD and main-system										
Result	R	_____ST 0_____									Status information after Command execution Sector ID information after Command execution
	R	_____ST 1_____									
	R	_____ST 2_____									
	R	_____C_____									
	R	_____H_____									
	R	_____R_____									
	R	_____N_____									

DATA BUS											REMARKS
PHASE	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
RECALIBRATE											
Command	W	0	0	0	0	0	1	1	1	Command Codes	
	W	X	X	X	X	X	0	US1	US0		
Execution	W										Head retracted to Track 0
SENSE INTERRUPT STATUS											
Command	W	0	0	0	0	1	0	0	0	Command Codes	
	W										
Result	R	_____STO_____									Status information at the end of seek-operation about the FDC
	R	_____PCN_____									
SPECIFY											
Command	W	0	0	0	0	0	0	1	1	Command Codes	
	W	_____SRT_____HUT_____									
	W	_____HLT_____ND_____									
SENSE DRIVE STATUS											
Command	W	0	0	0	0	0	1	0	0	Command Codes	
	W	X	X	X	X	X	HD	US1	US0		
Result	R	_____ST 3_____									Status information about FDD
SEEK											
Command	W	0	0	0	0	1	1	1	1	Command Codes	
	W	X	X	X	X	X	HD	US1	US0		
	W	_____NCN_____									
Execution	W										Head is positioned over proper Cylinder on Diskette
INVALID											
Command	W	_____Invalid Codes_____									Invalid Command Codes (NoOp = FDC goes Into Standby State)
	W										
Result	R	_____ST 0_____									ST 0 = 80 (16)
	W										

COMMAND SYMBOL DESCRIPTION

SYMBOL	NAME	DESCRIPTION
Ag	Address Line 0	Ag controls selection of Main Status Register (Ag = 0) or Data Register (Ag = 1).
C	Cylinder Number	C stands for the current selected Cylinder (track) number 0 through 76 of the medium.
D	Data	D stands for the data pattern which is going to be written into a Sector.
D ₇ D ₀	Data Bus	8-bit Data Bus, where D ₇ stands for a most significant bit, and D ₀ stands for a least significant bit.
DTL	Data Length	When N is defined as 00, DTL stands for the data length which users are going to read out or write into the Sector.
EOT	End of Track	EOT stands for the final Sector number on a Cylinder.
GPL	Gap Length	GPL stands for the length of Gap 3 (spacing between Sectors excluding VCO Sync. Field).
H	Head Address	H stands for head number 0 or 1, as specified in ID field.
HD	Head	HD stands for a selected head number 0 or 1. (H = HD in all command words.)
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 256 ms in 2 ms increments).
HUT	Head Unload Time	HUT stands for the head unload time after a read or write operation has occurred (0 to 240 ms in 16 ms increments).
MF	FM or MFM Mode	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.
MT	Multi-Track	If MT is high, a multi-track operation is to be performed. (A cylinder under both HD0 and HD1 will be read or written.)

SYMBOL	NAME	DESCRIPTION
N	Number	N stands for the number of data bytes written in a Sector.
NCN	New Cylinder Number	NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head.
ND	Non-DMA Mode	ND stands for operation in the Non-DMA Mode.
PCN	Present Cylinder Number	PCN stands for the Cylinder number at the completion of SENSE INTERRUPT STATUS Command. Position of Head at present time.
R	Record	R stands for the Sector number, which will be read or written.
R/W	Read/Write	R/W stands for either Read (R) or Write (W) signal.
SC	Sector	SC indicates the number of Sectors per Cylinder.
SK	Skip	SK stands for Skip Deleted Data Address Mark.
SRT	Step Rate Time	SRT stands for the Stepping Rate for the FDD. (1 to 16 ms in 1 ms increments.) Must be defined for each of the four drives.
ST 0 ST 1 ST 2 ST 3	Status 0 Status 1 Status 2 Status 3	ST 0-3 stand for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by A ₀ = 0). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.
STP		During a Scan operation, if STP = 1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA), and if STP = 2, then alternate sectors are read and compared.
USD, US1	Unit Select	US stands for a selected drive number 0 or 1.

COMMAND SYMBOL
DESCRIPTION (CONT.)

The bits in the Main Status Register are defined as follows:

BIT NUMBER	NAME	SYMBOL	DESCRIPTION
DB ₀	FDD 0 Busy	D ₀ B	FDD number 0 is in the Seek mode.
DB ₁	FDD 1 Busy	D ₁ B	FDD number 1 is in the Seek mode.
DB ₂	FDD 2 Busy	D ₂ B	FDD number 2 is in the Seek mode.
DB ₃	FDD 3 Busy	D ₃ B	FDD number 3 is in the Seek mode.
DB ₄	FDC Busy	CB	A read or write command is in process.
DB ₅	Non-DMA mode	NDM	The FDC is in the non-DMA mode.
DB ₆	Data Input/Output	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO = "1", then transfer is from Data Register to the Processor. If DIO = "0", then transfer is from the Processor to Data Register.
DB ₇	Request for Master	RQM	Indicates Data Register is ready to send or receive data to or from the Processor. Both bits DIO and RQM should be used to perform the hand-shaking functions of "ready" and "direction" to the processor.

The DIO and RQM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus.

STATUS REGISTER
IDENTIFICATION

BIT			DESCRIPTION
NO.	NAME	SYMBOL	
STATUS REGISTER 0			
D7 D6	Interrupt Code	IC	D7 = 0 and D6 = 0 Normal Termination of Command, (NT). Command was completed and properly executed.
			D7 = 0 and D6 = 1 Abnormal Termination of Command, (AT). Execution of Command was started, but was not successfully completed.
			D7 = 1 and D6 = 0 Invalid Command issue, (IC). Command which was issued was never started.
			D7 = 1 and D6 = 1 Abnormal Termination because during command execution the ready signal from FDD changed state.
D5	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).
D4	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.
D3	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.
D2	Head Address	HD	This flag is used to indicate the state of the head at Interrupt.
D1	Unit Select 1	US 1	These flags are used to indicate a Drive Unit Number at Interrupt
D0	Unit Select 0	US 0	
STATUS REGISTER 1			
D7	End of Cylinder	EN	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.
D6			Not used. This bit is always 0 (low).
D5	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.
D4	Over Run	OR	If the FDC is not serviced by the main-systems during data transfers, within a certain time interval, this flag is set.
D3			Not used. This bit always 0 (low).
D2	No Data	ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR Register, this flag is set.
			During executing the READ ID Command, if the FDC cannot read the ID field without an error, then this flag is set.
			During the execution of the READ A Cylinder Command, if the starting sector cannot be found, then this flag is set.

μPD765

**STATUS REGISTER
IDENTIFICATION (CONT.)**

BIT			DESCRIPTION
NO.	NAME	SYMBOL	
STATUS REGISTER 1 (CONT.)			
D1	Not Writable	NW	During execution of WRITE DATA, WRITE DELETED DATA or Format A Cylinder Command, if the FDC detects a write protect signal from the FDD, then this flag is set.
D0	Missing Address Mark	MA	If the FDC cannot detect the ID Address Mark after encountering the index hole twice, then this flag is set.
			If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. Also at the same time, the MD (Missing Address Mark in Data Field) of Status Register 2 is set.
STATUS REGISTER 2			
D7			Not used. This bit is always 0 (low).
D6	Control Mark	CM	During executing the READ DATA or SCAN Command, if the FDC encounters a Sector which contains a Deleted Data Address Mark, this flag is set.
D5	Data Error in Data Field	DD	If the FDC detects a CRC error in the data field then this flag is set.
D4	Wrong Cylinder	WC	This bit is related with the ND bit, and when the contents of C on the medium is different from that stored in the IDR, this flag is set.
D3	Scan Equal Hit	SH	During execution, the SCAN Command, if the condition of "equal" is satisfied, this flag is set.
D2	Scan Not Satisfied	SN	During executing the SCAN Command, if the FDC cannot find a Sector on the cylinder which meets the condition, then this flag is set.
D1	Bad Cylinder	BC	This bit is related with the ND bit, and when the content of C on the medium is different from that stored in the IDR and the content of C is FF, then this flag is set.
D0	Missing Address Mark in Data Field	MD	When data is read from the medium, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.
STATUS REGISTER 3			
D7	Fault	FT	This bit is used to indicate the status of the Fault signal from the FDD.
D6	Write Protected	WP	This bit is used to indicate the status of the Write Protected signal from the FDD.
D5	Ready	RY	This bit is used to indicate the status of the Ready signal from the FDD.
D4	Track 0	T0	This bit is used to indicate the status of the Track 0 signal from the FDD.
D3	Two Side	TS	This bit is used to indicate the status of the Two Side signal from the FDD.
D2	Head Address	HD	This bit is used to indicate the status of Side Select signal to the FDD.
D1	Unit Select 1	US 1	This bit is used to indicate the status of the Unit Select 1 signal to the FDD.
D0	Unit Select 0	US 0	This bit is used to indicate the status of the Unit Select 0 signal to the FDD.

μ PD765

READ DATA

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-to-byte to the main system via the data bus.

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command may be terminated by the receipt of a Terminal Count signal. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track), MF (MFM/FM), and N (Number of Bytes/Sector). Table 1 below shows the Transfer Capacity.

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette
0	0	00	(128) (26) = 3,328	26 at Side 0
0	1	01	(256) (26) = 6,656	or 26 at Side 1
1	0	00	(128) (52) = 6,656	26 at Side 1
1	1	01	(256) (52) = 13,312	
0	0	01	(256) (15) = 3,840	15 at Side 0
0	1	02	(512) (15) = 7,680	or 15 at Side 1
1	0	01	(256) (30) = 7,680	15 at Side 1
1	1	02	(512) (30) = 15,360	
0	0	02	(512) (8) = 4,096	8 at Side 0
0	1	03	(1024) (8) = 8,192	or 8 at Side 1
1	0	02	(512) (16) = 8,192	8 at Side 1
1	1	03	(1024) (16) = 16,384	

Table 1. Transfer Capacity

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 0, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to FF Hexidecimal.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

Status Register 2 to a 1 (high), and terminates the Read Data Command.

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (Bit D5 in the first Command Word) is not set (SK = 0), then the FDC sets the DM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27 μs in the FM Mode, and every 13 μs in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 2 shows the values for C, H, R, and N, when the processor terminates the Command.

FUNCTIONAL DESCRIPTION OF COMMANDS

FUNCTIONAL
DESCRIPTION OF
COMMANDS (CONT.)

MT	EOT	Final Sector Transferred to Processor	ID Information at Result Phase			
			C	H	R	N
0	1A	Sector 1 to 25 at Side 0	NC	NC	R + 1	NC
	0F	Sector 1 to 14 at Side 0				
	08	Sector 1 to 7 at Side 0				
	1A	Sector 26 at Side 0	C + 1	NC	R = 01	NC
	0F	Sector 15 at Side 0				
	08	Sector 8 at Side 0				
	1A	Sector 1 to 25 at Side 1	NC	NC	R + 1	NC
	0F	Sector 1 to 14 at Side 1				
	08	Sector 1 to 7 at Side 1				
1	1A	Sector 26 at Side 1	C + 1	NC	R = 01	NC
	0F	Sector 15 at Side 1				
	08	Sector 8 at Side 1				
	1A	Sector 1 to 25 at Side 0	NC	NC	R + 1	NC
	0F	Sector 1 to 14 at Side 0				
	08	Sector 1 to 7 at Side 0				
	1A	Sector 26 at Side 0	NC	LSB	R = 01	NC
	0F	Sector 15 at Side 0				
	08	Sector 8 at Side 0				
	1A	Sector 1 to 25 at Side 1	NC	NC	R + 1	NC
	0F	Sector 1 to 14 at Side 1				
	08	Sector 1 to 7 at Side 1				
	1A	Sector 26 at Side 1	C + 1	LSB	R = 01	NC
	0F	Sector 15 at Side 1				
	08	Sector 8 at Side 1				
	1A	Sector 1 to 25 at Side 0	NC	NC	R + 1	NC
	0F	Sector 1 to 14 at Side 0				
	08	Sector 1 to 7 at Side 0				

Notes: 1 NC (No Change): The same value as the one at the beginning of command execution.
2 LSB (Least Significant Bit): The least significant bit of H is complemented.

Table 2: ID Information When Processor Terminates Command

WRITE DATA

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified heat settling time (defined in the Specify Command), and begins reading ID Fields. When the current sector number ("R"), stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) flag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same, and one should refer to the Read Data Command for details:

- Transfer Capacity
- Head Unload Time Interval
- EN (End of Cylinder) Flag
- ID Information when the processor terminates command (see Table 2)
- ND (No Data) Flag
- Definition of DTL when N = 0 and when N ≠ 0

In the Write Data mode, data transfers between the processor and FDC, via the Data Bus, must occur every 31 μs in the FM mode, and every 15 μs in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bit 7 and 6 set to 0 and 1 respectively.)

WRITE DELETED DATA

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

READ DELETED DATA

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (low), it will read all the data in the sector and set the MD flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

μPD765

READ A TRACK

This command is similar to READ DATA Command except that this is a continuous READ operation where the entire contents of the track are read. Immediately after encountering the INDEX HOLE, the FDC starts reading all data on the track, Gap bytes, Address Marks and Data are all read as a continuous data stream. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when EOT number of sectors have been read ($EOT_{max} = FF_{hex} = 255_{dec}$). If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mark) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively).

READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high). The command is then terminated with Bits 7 and 6 in Status Register 0 set to 0 and 1 respectively.

FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette; Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with non-sequential sector numbers, if desired.

After formatting each sector, the processor must send new values for C, H, R, and N to the μPD765 for each sector on the track. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R + 1 when it is read during the Result Phase. This incrementing and formatting continues for the whole cylinder until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes bits 7 and 6 of Status Register 0 to be set to 0 and 1 respectively.

Table 3 shows the relationship between N, SC, and GPL for various sector sizes:

FORMAT	SECTOR SIZE	N	SC	GPL ①	GPL ②	REMARKS
FM Mode	128 bytes/Sector	00	1A(16)	07(16)	1B(16)	IBM Diskette 1
	256	01	0F(16)	0E(16)	2A(16)	IBM Diskette 2
	512	02	08	1B(16)	3A(16)	
FM Mode	1024 bytes/Sector	03	04	—	—	
	2048	04	02	—	—	
	4096	05	01	—	—	
MFM Mode	256	01	1A(16)	0E(16)	36(16)	IBM Diskette 2D
	512	02	0F(16)	1B(16)	54(16)	
	1024	03	08	35(16)	74(16)	IBM Diskette 2D
	2048	04	04	—	—	
	4096	05	02	—	—	
	8192	06	01	—	—	

Table 3

Note: ① Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.

② Suggested values of GPL in format command.

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system (Processor in NON-DMA mode, and DMA Controller in DMA mode). The FDC compares the data on a byte-by-byte basis, and looks for a sector of data which meets the conditions of $D_{FDD} = D_{Processor}$, $D_{FDD} \leq D_{Processor}$, or $D_{FDD} \geq D_{Processor}$. Ones complement arithmetic is used for comparison (FF = largest number, 00 = smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremented ($R + STP \rightarrow R$), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 4 shows the status of bits SH and SN under various conditions of SCAN.

COMMAND	STATUS REGISTER 2		COMMENTS
	BIT 2 = SN	BIT 3 = SH	
Scan Equal	0	1	$D_{FDD} = D_{Processor}$
	1	0	$D_{FDD} \neq D_{Processor}$
Scan Low or Equal	0	1	$D_{FDD} = D_{Processor}$
	0	0	$D_{FDD} < D_{Processor}$
	1	0	$D_{FDD} \leq D_{Processor}$
Scan High or Equal	0	1	$D_{FDD} = D_{Processor}$
	0	0	$D_{FDD} < D_{Processor}$
	1	0	$D_{FDD} \geq D_{Processor}$

Table 4

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

When either the STP (contiguous sectors = 01, or alternate sectors = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than 27 μs (FM Mode) or 13 μs (MFM Mode). If an Overrun occurs the FDC ends the command with bits 7 and 6 of Status Register 0 set to 0 and 1, respectively.

SEEK

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number), and if there is a difference performs the following operation:

PCN < NCN: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.)

PCN > NCN: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.)

The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command. After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

μ PD765

RECALIBRATE

The function of this command is to retract the read/write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 1 (high) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulse have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 is set to 0 and 1 respectively.

The ability to do overlap RECALIBRATE Commands to multiple FDDs and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

1. Upon entering the Result Phase of:
 - a. Read Data Command
 - b. Read a Track Command
 - c. Read ID Command
 - d. Read Deleted Data Command
 - e. Write Data Command
 - f. Format a Cylinder Command
 - g. Write Deleted Data Command
 - h. Scan Commands
2. Ready Line of FDD changes state
3. End of Seek or Recalibrate Command
4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. However, interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

SEEK END BIT 5	INTERRUPT CODE		CAUSE
	BIT 6	BIT 7	
0	1	1	Ready Line changed state, either polarity
1	0	0	Normal Termination of Seek or Recalibrate Command
1	1	0	Abnormal Termination of Seek or Recalibrate Command

Table 5

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of where the head is positioned (PCN).

SPECIFY

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 0 to 240 ms in increments of 16 ms (00 = 0 ms, 01 = 16 ms, 02 = 32 ms, etc.). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 256 ms in increments of 2 ms (00 = 2 ms, 01 = 4 ms, 02 = 6 ms, etc.).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs.

Status Register 3 contains the Drive Status information.

INVALID

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of Status Register 0 are set to 1 and 0 respectively. A Sense Interrupt Status Command must be sent after a Seek or Recalibrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

SPECIFICATIONS

PHYSICAL: 7 1/2" high by 11" wide exclusive of edge fingers; fits the K-1005 series of card files.

POWER REQUIREMENT: +8 volts unregulated 600MA, +16 volts unregulated 125MA.

BUFFERING: Maximum of 1 LS TTL load on address and data bus lines.

LSI CHIPS USED: uPD765 disk controller, 4116 dynamic RAM 200NS access time.

SYSTEM CLOCK FREQUENCY: Phase 2 clock frequency must be 1.0MHz crystal controlled as provided by all KIM, SYM, AIM, and PET computers.

DISK DRIVE INTERFACE: Shugart 8 inch SA800 compatible drives may be used directly. Others accomodated by jumper and cable change.

ON BOARD MEMORY: 2 independent 8K blocks of RAM, 256 bytes bipolar PROM.

DATA TRANSFER METHOD: Direct access into on-board memory.

WAIT STATES: None under any condition. DMA transfers and memory refresh performed during phase 1 of the system clock. (6502 accesses only during phase 2.

ADDRESSING: Each 8K block of memory may be independently addressed on any 4K boundary. PROM and I/O registers are part of one 8K block.

DATA SEPARATOR: True analog phase-locked loop, no quantizing error.

ADJUSTMENTS: 4, Master clock sync, data separator oscillator, standard density pulse width, double density pulse width.


PIN CONNECTIONS

<u>KIM BUS</u> <u>CONNECTOR</u>	<u>SIGNAL</u>	<u>KIM BUS</u> <u>CONNECTOR</u>	<u>SIGNAL</u>
1	N. C.	A	ADDRESS BUS 0
2	N. C.	B	ADDRESS BUS 1
3	N. C.	C	ADDRESS BUS 2
4	IRQ	D	ADDRESS BUS 3
5	N. C.	E	ADDRESS BUS 4
6	N. C.	F	ADDRESS BUS 5
7	RESET	H	ADDRESS BUS 6
8	DATA BUS BIT 7	J	ADDRESS BUS 7
9	DATA BUS BIT 6	K	ADDRESS BUS 8
10	DATA BUS BIT 5	L	ADDRESS BUS 9
11	DATA BUS BIT 4	M	ADDRESS BUS 10
12	DATA BUS BIT 3	N	ADDRESS BUS 11
13	DATA BUS BIT 2	P	ADDRESS BUS 12
14	DATA BUS BIT 1	R	ADDRESS BUS 13
15	DATA BUS BIT 0	S	ADDRESS BUS 14
16	N. C.	T	ADDRESS BUS 15
17	N. C.	U	PHASE 2
18 *	+8 VOLTS UNREG	V	READ/WRITE
19 *	VECTOR FETCH	W	N. C.
20 *	DECODE ENABLE	X *	+16 VOLTS UNREG
21	N. C.	Y	N. C.
22	GROUND	Z	N. C.


* Do not connect to processor board.

<u>DISK DRIVE</u> <u>CONNECTOR</u>	<u>SIGNAL</u>	<u>DISK DRIVE</u> <u>CONNECTOR</u>	<u>SIGNAL</u>
1	GROUND	26	DRIVE SELECT 0
2	LOW WRITE CURRENT	27	GROUND
3	GROUND	28	DRIVE SELECT 1
4	N. C.	29	GROUND
5	GROUND	30	DRIVE SELECT 2
6	N. C.	31	GROUND
7	GROUND	32	DRIVE SELECT 3
8	N. C.	33	GROUND
9	GROUND	34	STEP DIRECTION=IN
10	2-SIDED SENSE (2-side only)	35	GROUND
11	GROUND	36	STEP
12	N. C.	37	GROUND
13	GROUND	38	WRITE DATA
14	HEAD SELECT (2-side only)	39	GROUND
15	GROUND	40	WRITE ENABLE
16	N. C.	41	GROUND
17	GROUND	42	TRACK 0
18	HEAD LOAD	43	GROUND
19	GROUND	44	WRITE PROTECT
20	INDEX	45	GROUND
21	GROUND	46	RAW READ DATA
22	READY	47	GROUND
23	GROUND	48	N. C.
24	N. C.	49	GROUND
25	GROUND	50	N. C.

TIMING DIAGRAMS



MEMORY CYCLE TIMING DIAGRAM



DATA SEPARATOR TIMING DIAGRAM

. 'EQUATES AND DATA STORAGE'
 MEMORY TEST AND EXERCISE PROGRAM FOR THE K-1013 DISK CONTROLLER
 THE TEST IS A MEMORY FUNCTION TEST. RANDOM BITS ARE STORED
 IN A SCRAMBLED ORDER WHICH IS ALSO RANDOMLY DETERMINED. AFTER
 EVERY MEMORY LOCATION IS FILLED, THE SAME DATA AND SEQUENCE IS
 REGENERATED AND MEMORY CONTENTS ARE CHECKED AGAINST IT. THEN A
 NEW SEQUENCE IS TRIED. THIS IS ITERATED 16 TIMES WITH A 16
 SECOND PAUSE BETWEEN THE WRITE AND VERIFY PHASE OF THE 16TH
 ITERATION INSERTED TO VERIFY THE FUNCTIONALITY OF DYNAMIC RAM
 REFRESH. FOLLOWING THIS ANOTHER GROUP OF 16 ITERATIONS IS DONE
 THIS PROGRAM IS SPECIFICALLY WRITTEN TO TEST THE 15,75K OF
 MEMORY ON-BOARD THE K-1013 DISK CONTROLLER.
 AN ADDITIONAL PAGE (256 BYTES) OF MEMORY IS NEEDED TO
 ACCOMMODATE THE TEST ALGORITHM USED. THIS IS NORMALLY THE PAGE
 FROM 0300-03FF.
 IF THE K-1013 USER RAM DOES NOT START AT 4000, SET THE STARTING
 PAGE NUMBER INTO LOCATION 0200.
 IF THE K-1013 SYSTEM RAM DOES NOT START AT 8000, SET THE
 STARTING PAGE NUMBER INTO LOCATION 0201.
 BASE PAGE DATA STORAGE

```

; ACCUMULATE THE TEST ALGORITHM USED. THIS IS NORMALLY THE PAGE
; IF THE K-1013 USER RAM DOES NOT START AT 4000, SET THE STARTING
; PAGE NUMBER INTO LOCATION 0200.
; IF THE K-1013 SYSTEM RAM DOES NOT START AT 8000, SET THE
; STARTING PAGE NUMBER INTO LOCATION 0201.

```

	.	0	
SCHEMA:	-.	2	: SCRAMBLED MEMORY ADDRESS AND ERROR ADDRESS
PARENTA:	-.	2	: INCORRECT DATA READ BACK
KODATA:	-.	1	: CORRECT DATA WRITTEN
ITICNT:	-.	1	: ITERATION COUNT
RANDANO:	-.	2	: RANDOM NUMBER REGISTER
SEED:	-.	2	: SAVES SEED FOR VERIFY
ADRCCT:	-.	2	: DOUBLE BYTE ADDRESS COUNTER

```

MTEST:      CLD
            LDA #101
            STA RANDNO
            LDA #0
            STA SCHEMA
            ; INSURE BINARY ARITHMETIC
            ; INITIALIZE RANDOM NUMBER REGISTER
            ; ESTABLISH ADDRESS OF HARDWARE CONTROL
            ; REGISTER AND TURN MEMORY PROTECT OFF

```

: TEST: 16 PASSES WITH RANDOM DATA, PAUSE IN 16TH PASS

	RAND	RANDNO	SPEED	RANDNO+1	SEED+1	RNDGEN	TICNT	MAIN15	#0	#0	#33
MAIN11:	JSR	LDA	STA	LDA	JSR	LDA	BNE	LDR	LDR	LDR	CLC
57 021E 20C202		58 0221 A505	59 0223 8507	60 0225 A506	61 0227 8508	62 0229 205E02	63 022C A504	64 022E D011	65 0230 A200	66 0232 A000	67 0234 A971
5A 0221 A505		5B 0223 8507	5C 0225 A506	5D 0227 8508	5E 0229 205E02	5F 022C A504	60 022E D011	61 0230 A200	62 0232 A000	63 0234 A971	64 0236 1871

95		RNRRLG:	STA	ERRDTA
86	0255	8502	LDA	RANDNO
87	0257	A505	STA	OKDITA
88	0259	8503	BRK	
89	025B	00	.BYTE	0.0
90	025C	0000		

96 0262 A940	LDA	#16384/2
97 0264 850A	STA	ADDRCT+1
98 0266 20C202	STORPH: JSR	RAND

ED IN SCRAMBLED ORDER VERIFY ROUTINE

K13TS K-1013 MEMORY EXERCISE EQUATES AND DATA STORAGE

```

112 027B A940      RNDVER: LDA #16384/256      ; INITIALIZE ADDRESS COUNTER
113 027D 850A      STA ADDRCT+1
114 027F 20C702    VERNPH: JSR RAND            ; GENERATE A RANDOM NUMBER
115 0282 209402    JSR MADDR                 ; FORM SCRAMBLED MEMORY ADDRESS
116 0285 A100      LDA (SCHEMA,X)           ; GET DATA FROM MEMORY INDIRECTLY
117 0287 C505      CMP RANDO                ; THROUGH SCHEMA
118 0289 D008      BNE VERRCT               ; GO RETURN ON UNEQUAL COMPARE
119 028B C009      DEC ADDRCT               ; DECREMENT ADDRESS COUNTER
120 028D D0F0      BNE VERNPH              ; AND LOOP IF NOT ZERO
121 028F 050A      DEC ADDRCT+1
122 0291 D0EC      BNE VERNPH
123 0293 60      VERRCT: RTS
124
125      ; SCRAMBLED MEMORY ADDRESS FORMATION ROUTINE
126      ; USES ADDRCT AND SEED TO FORM A SCRAMBLED ADDRESS IN SCHEMA
127
128 0294 A507      MADDR: LDA SEED            ; GET LOWER BYTE OF RANDOM NUMBER
129 0296 4509      EOR ADDRCT               ; EXCLUSIVE-OR WITH LOWER ADDRESS
130 0298 8500      STA SCHEMA              ; LOWER BYTE OF RESULT
131 029A A508      LDA SEED+1              ; GET UPPER BYTE OF RANDOM NUMBER
132 029C 450A      EOR ADDRCT+1            ; EXCLUSIVE-OR WITH UPPER ADDRESS
133 029E 253F      AND #16384/256-1        ; SAVE SIGNIFICANT BITS OF RESULT
134 02A0 C920      CMP #8192/256           ; TEST IF IN USER RAM
135 02A2 B007      BCS MADDR1              ; SKIP AHEAD IF NOT
136 02A4 18      CLC
137 02A5 6D0002    ADC USRRAM              ; IF SO, ADD IN FIRST PAGE ADDRESS OF USER
138 02A8 4CBF02    JMP MADDR3              ; RAM
139 02AB C93F      MADDR1: CMP #16384-256/256 ; TEST IF IN SYSTEM RAM
140 02AD B00A      BCS MADDR2              ; SKIP AHEAD IF NOT
141 02AF 38      SEC
142 02B0 E920      SBC #8192/256           ; IF SO, SUBTRACT OUT 8K AND THEN ADD IN
143 02B2 18      CLC                      ; FIRST PAGE ADDRESS OF SYSTEM RAM
144 02B3 6D0102    ADC SYSRAM              ;
145 02B6 4CBF02    JMP MADDR3              ;
146 02B9 E93F      MADDR2: SBC #16384-256/256 ; MUST BE IN ROM AREA, SUBTRACT 15.75K
147 02BB 18      CLC                      ; AND THEN ADD IN PAGE ADDRESS OF FILLER
148 02BC 6D0202    ADC FILRAM              ; PAGE
149 02BF 8501      STA SCHEMA+1            ; STORE ADJUSTED PAGE ADDRESS
150 02C1 60      MADDR3: RTS
151
152      ; RANDOM NUMBER GENERATOR SUBROUTINE
153      ; ENTER WITH SEED IN RANDNO
154      ; EXIT WITH NEW RANDOM NUMBER IN RANDNO
155      ; USES 16 BIT FEEDBACK SHIFT REGISTER METHOD
156      ; DESTROYS REGISTER A AND Y
157
158 02C2 A008      RAND: LDY #8              ; SET COUNTER FOR 8 RANDOM BITS
159 02C4 A505      RAND1: LDA RANDNO         ; EXCLUSIVE-OR BITS 3, 12, 14, AND 15
160 02C6 4A      LSRA                      ; OF SEED
161 02C7 4505      EOR RANDNO              ;
162 02C9 4A      LSRA                      ;
163 02CB 4A      LSRA                      ;
164 02CD 4A      EOR RANDNO              ;
165 02CE 4505      EOR RANDNO              ;
166 02CF 4A      LSRA

```

K13TS K-1013 MEMORY EXERCISE EQUATES AND DATA STORAGE

```

167 02CE 4506      EOR RANDNO+1           ; RESULT IS IN BIT 3 OF A
168 02D0 4A      LSRA                     ; SHIFT INTO CARRY
169 02D1 4A      LSRA
170 02D2 4A      LSRA
171 02D3 4A      LSRA
172 02D4 2606      ROL RANDNO+1           ; SHIFT RANDNO LEFT ONE BRINGING IN CARRY
173 02D6 2605      ROL RANDNO             ;
174 02D8 88      DEY                      ; TEST IF 8 NEW RANDOM BITS COMPUTED
175 02D9 D0E9      BNE RAND1              ; LOOP FOR MORE IF NOT
176 02DB 60      RTS                      ; RETURN
177
178 0000      .END

```

NO ERROR LINES

DISK DRIVE DIAGNOSTIC PROGRAM LISTING

```

3  .PAGE 'DOCUMENTATION, EQUATES, AND STORAGE'
4  ;
5  ; DISK DIAGNOSTIC FOR THE K-1013 FLOPPY DISK CONTROLLER
6  ; THIS PROGRAM HAS SEVERAL DIAGNOSTIC/EXERCISE ROUTINES THAT CAN
7  ; BE USED TO TROUBLESHOOT AND BURN IN K-1013 DISK CONTROL BOARDS.
8  ; THE ROUTINES ARE ORGANIZED INTO THREE "LEVELS".
9  ;
10 ; LEVEL 1 TESTS THE BASIC I/O FUNCTION OF THE UPD765 CHIP AND THE
11 ; SEEK MECHANISM OF THE DISK DRIVE.
12 ;
13 ; LEVEL 2 TESTS THE BASIC WRITE AND READ CAPABILITY OF THE DISK
14 ; DRIVE BY DOING A FORMAT (IN CODOS FORMAT) AND SECTOR BY SECTOR
15 ; READ WITH CRC CHECK.
16 ;
17 ; LEVEL 3 THOROUGHLY TESTS THE READ AND WRITE CAPABILITY OF THE
18 ; DISK DRIVE BY WRITING RANDOM NUMBERS ON THE ENTIRE DISK AND THEN
19 ; READING THEM BACK FOR SOFTWARE VERIFICATION.
20 ; TO USE LEVEL X, ALL OF THE CODE FROM LEVEL 1 TO LEVEL X-1 MUST
21 ; ALSO BE ENTERED.
22 ;
23 ; THE SPECIFIC TEST ROUTINES PROVIDED ARE AS FOLLOWS:
24 ;
25 ; LEVEL 1  RECALIBRATE FOLLOWED BY 256 RANDOM SEEKS
26 ; LEVEL 2  FORMAT THE DISK IN CODOS FORMAT
27 ; LEVEL 3  READ SECTORS SEQUENTIALLY CHECKING FOR CRC ERRORS
28 ;
29 ; IN ADDITION THIS PROGRAM CONTAINS GENERALLY USEFUL SUBROUTINES
30 ; FOR OPERATING THE K-1013 DISK CONTROLLER.  THESE ARE AS FOLLOWS:
31 ;
32 ; CNDPH  SEND STRING OF COMMAND BYTES TO THE UPD765
33 ; RSLPH  RECEIVE STRING OF STATUS BYTES FROM THE UPD765
34 ; DNASET SET DMA ADDRESS REGISTER FROM PAGE ADDRESS IN A
35 ; SPECIFY SEND SPECIFY COMMAND
36 ; RECAL  SEND RECALIBRATE COMMAND
37 ; SEEK   SEEK TO SPECIFIC TRACK
38 ; READ   READ SPECIFIC SECTOR ON CURRENT TRACK
39 ; WRITE  WRITE SPECIFIC SECTOR ON CURRENT TRACK
40 ; RAND   GENERATE RANDOM NUMBER
41 ;
42 ; ** EQUATES **
43 USRAM   = X'4000      ; ADDRESS OF START OF USER RAM ON FDC
44 SYSRAM  = X'8000      ; ADDRESS OF START OF SYST RAM ON FDC
45 FDCMSR  = SYSRAM+X'1FE8 ; DISK CONTROLLER MAIN STATUS REGISTER
46 FDCDNR  = SYSRAM+X'1FEF ; DISK CONTROLLER DATA REGISTER
47 FDCIRQ  = SYSRAM+X'1FE8 ; DISK CONTROLLER INTERRUPT REQUEST FLAG
48 FDCCHNC = SYSRAM+X'1FE8 ; DISK CONTROLLER HARDWARE CONTROL WRITE
49 FDCDMA  = SYSRAM        ; DISK CONTROLLER DMA ADDRESS REGISTER
50 BUFFER  = SYSRAM       ; ADDRESS OF BUFFER AREA FOR ROUTINES
51 HEADBF  = BUFFER       ; BUFFER FOR SEQUENTIAL READ EXERCISE
52 FORMDA  = BUFFER       ; BUFFER FOR DISK FORMAT
53 INSTAG  = 8            ; NUMBER OF SECTORS TO STAGGER PER TRACK
54 ;
55 ; PAGE ZERO STORAGE, NEED NOT BE INITIALIZED FROM TAPE
56 ;
57 ;
58 ;
59 ;
60 ;
61 ;
62 ;
63 ;
64 ;
65 ;
66 ;
67 ;
68 ;
69 ;
70 ;
71 ;
72 ;
73 ;
74 ;
75 ;
76 ;
77 ;
78 ;
79 ;
80 ;
81 ;
82 ;
83 ;
84 ;
85 ;
86 ;
87 ;
88 ;
89 ;
90 ;
91 ;
92 ;
93 ;
94 ;
95 ;
96 ;
97 ;
98 ;
99 ;
100 ;
101 ;
102 ;
103 ;
104 ;
105 ;
106 ;
107 ;
108 ;
109 ;
110 ;
111 ;
112 ;
113 ;
114 ;
115 ;
116 ;
117 ;
118 ;
119 ;
120 ;
121 ;
122 ;
123 ;
124 ;
125 ;
126 ;
127 ;
128 ;
129 ;
130 ;
131 ;
132 ;
133 ;
134 ;
135 ;
136 ;
137 ;
138 ;
139 ;
140 ;
141 ;
142 ;
143 ;
144 ;
145 ;
146 ;
147 ;
148 ;
149 ;
150 ;
151 ;
152 ;
153 ;
154 ;
155 ;
156 ;

```

```

DSKDC K-1013 DISK DIAGNOSTIC
DOCUMENTATION, EQUATES, AND STORAGE

57 0000      ERRORC: ."+ 1      ; ERROR CODE
58 0001      DSKSTS: ."+ 8      ; ROOM FOR 8 STATUS BYTES FROM FDC
59          ;*****
60          ;*****USER MUST SET DRIVE AND SIDE BEFORE RUNNING ANY TEST*****
61          ;*****
62 0009      DRIVE: ."- 4 1 ; MUST SET; CURRENT DRIVE
63 000A      SIDE: ."- 4 1 ; MUST SET; CURRENT SIDE (SET TO 0 FOR 1 SIDED DRIVE)
64 000B      TRACK: ."- 4 1 ; MUST SET; CURRENT TRACK NUMBER
65 000C      SECTOR: ."- 4 1 ; CURRENT SECTOR NUMBER
66 000D      SECT1: ."- 4 1 ; COUNT OF SUCCESSFUL RANDOM SEEKS
67 000E      STAGC: ."- 4 1 ; STAGGER COUNTER DURING FORMAT
68 000F      RANDO: ."- 4 2 ; RANDOM NUMBER REGISTER
69          ;
70          ; LIST OF DISK COMMANDS, STARTS IN PROGRAM AREA BUT MUST BE IN
71          ; RAM SO THAT CERTAIN BYTES OF THE COMMANDS CAN BE CHANGED
72          ;
73 0011      ."- X'4000      ; START IN USER RAM ON K-1013
74          ;
75          ;*****
76          ;*****BEGINNING OF LEVEL 1 DISK TEST CODE*****
77          ;*****
78 4000 03      DSKCMD: .BYTE X'03      ; START OF PREFORMATTED DISK COMMANDS
79 4001 6F      SPECCH: .BYTE X'6F      ; SPECIFY COMMAND
80 4002 24      .BYTE X'24      ; SEEK SPEED=10MS HEAD UNLOAD TIME=240MS
81          ;
82 4003 08      SENSECH: .BYTE X'08      ; SENSE INTERRUPT STATUS COMMAND
83          ;
84 4004 07      RECLCH: .BYTE X'07      ; RECALIBRATE COMMAND
85 4005 00      .BYTE X'00      ; DRIVE NUMBER IN BITS 0-1
86          ;
87 4006 0F      SEEKCH: .BYTE X'0F      ; SEEK COMMAND
88 4007 00      .BYTE X'00      ; DRIVE NUMBER IN BITS 0-1, SIDE NUMBER B2
89 4008 00      .BYTE X'00      ; NEW CYLINDER NUMBER
90          ;
91 4009 04      SSTSCM: .BYTE X'04      ; SENSE DISK STATUS COMMAND
92 400A 00      .BYTE X'00      ; DRIVE NUMBER IN BITS 0-1, SIDE NUMBER B2
93          ;
94 400B 46      READCH: .BYTE X'46      ; READ DATA, MEM, READ DEL DATA
95 400C 00      .BYTE X'00      ; HEAD ZERO, DRIVE NUMBER IN BITS 0-1
96 400D 00      .BYTE X'00      ; NEEDS PRESENT CYLINDER NUMBER
97 400E 00      .BYTE X'00      ; NEEDS HEAD NUMBER
98 400F 00      .BYTE X'00      ; NEEDS SECTOR NUMBER TO READ
99 4010 01      .BYTE X'01      ; CODE FOR 256 BYTES PER SECTOR
100 4011 00      .BYTE X'00      ; LAST SECTOR TO READ
101 4012 0E      .BYTE X'0E      ; GAP LENGTH FOR 26 SECTORS, 256 BYTES/SECT
102 4013 FF      .BYTE X'FF      ; DATA LENGTH = X'FF SINCE N IS NON-ZERO
103          ;
104 4014 4D      FORMCH: .BYTE X'4D      ; FORMAT A DOUBLE DENSITY TRACK COMMAND
105 4015 00      .BYTE X'00      ; HEAD ZERO, DRIVE NUMBER IN BITS 0 AND 1
106 4016 01      .BYTE X'01      ; SPECIFY 256 BYTES/SECTOR
107 4017 1A      .BYTE X'1A      ; SPECIFY 26 SECTORS/TRACK
108 4018 36      .BYTE X'36      ; GAP LENGTH FOR 26 SECTORS, 256 BYTES/SECT
109 4019 EA      .BYTE X'EA      ; DATA FIELD FILLER BYTE
110          ;
111 401A 45      WRITCM: .BYTE X'45      ; WRITE DATA, MEM

```

DSKDG K-1013 DISK DIAGNOSTIC
DOCUMENTATION, EQUATES, AND STORAGE

```

112 401B 00 .BYTE X'00 ; HEAD ZERO, DRIVE NUMBER IN BITS 0-1
113 401C 00 .BYTE X'00 ; NEEDS PRESENT CYLINDER NUMBER
114 401D 00 .BYTE X'00 ; NEEDS HEAD NUMBER
115 401E 00 .BYTE X'00 ; NEEDS SECTOR NUMBER
116 401F 01 .BYTE X'01 ; CODE FOR 256 BYTES PER SECTOR
117 4020 00 .BYTE X'00 ; LAST SECTOR TO WRITE
118 4021 0E .BYTE X'0E ; GAP LENGTH FOR 26 SECTORS, 256 BYTES/SECTOR
119 4022 FF .BYTE X'FF ; DATA LENGTH = X'FF SINCE N IS NON-ZERO
120
121 ; MONITOR RETURN POINT - NORMALLY A BRK INSTRUCTION BUT CAN BE
122 ; CHANGED TO AN RTS OR JMP IF DESIRED
123
124 4023 000000 MONENT: .BYTE 0,0,0
125

```

DSKDG K-1013 DISK DIAGNOSTIC
LEVEL 1 TEST ROUTINES

```

126 .PAGE 'LEVEL 1 TEST ROUTINES'
127 ; FLOPPY DISK SEEK EXERCISE PROGRAM
128
129 4026 D8 SEEKE: CLD ; INSURE BINARY ARITHMETIC
130 4027 A900 LDA #0 ; CLEAR ERROR CODE
131 4028 8500 STA ; INITIALIZE THE DISK CONTROLLER
132 402B 200400 JSR SPECIFY ; JUMP OUT IF ERROR
133 402E B055 BCS ERROR1 ; RECALIBRATE SELECTED DRIVE
134 4030 A509 LDA DRIVE ; JUMP OUT IF ERROR
135 4032 200C00 JSR ERROR2 ; INITIALIZE 256 SEEK COUNT
136 4035 B04C BCS ERROR2 ; GET A RANDOM TRACK NUMBER
137 4037 A900 LDA #0 ; MAKE SURE IT IS LESS THAN 77
138 4039 8500 STA SEEKE ; JUMP OUT IF LESS THAN 77
139 403B 204041 JSR RAND ; AND CHECK AGAIN
140 403E C94D SEEKE1: CHP #77 ; SET AS ARGUMENT TO SEEK ROUTINE
141 4040 9005 BCC SEEKE2 ; SET DRIVE TO SEEK
142 4042 E94D SBC SEEKE2 ; SEEK TO THE RANDOM TRACK
143 4044 4C3E40 JMP SEEKE1 ; JUMP OUT IF UNSUCCESSFUL SEEK
144 4047 AA SEEKE2: TAX ; WAIT 20 MILLISECOND FOR HEAD SETTLE
145 4048 A509 LDA DRIVE ; SET DRIVE TO SEEK
146 404A 200B41 JSR SEEK ; SEEK TO THE RANDOM TRACK
147 404D B032 BCS ERROR3 ; JUMP OUT IF UNSUCCESSFUL SEEK
148 404F A014 LDY #20 ; WAIT 20 MILLISECOND FOR HEAD SETTLE
149 4051 A2C8 SEEKE3: LDY #1000/5
150 4053 CA SEEKE4: BRX
151 4054 D0FD BNE SEEKE4
152 4056 88 BNE SEEKE4
153 4057 D0F8 BNE SEEKE3
154 4059 E60D INC SEEKE3
155 405B D0DE BNE SEEKE0
156 405D A200 LDY #0
157 405F A509 LDA DRIVE
158 4061 200B41 JSR SEEK
159 4064 B019 BCS ERROR4
160 4066 A509 LDA DRIVE
161 4068 8D0A40 STA SSTSCH4-1
162 406B A209 LDY #2
163 406D A002 LDY #2
164 406F 208A40 JSR CNDPH
165 4072 A200 LDY #0
166 4074 20A840 JSR RSLPH
167 4077 A501 LDA DSKSTS
168 4079 2910 AND #X'10
169 407B F002 BEQ ERROR4
170 407D D008 BNE ERROR0
171
172 407F E600 ERROR4: INC ERRORC
173 4081 E600 ERROR3: INC ERRORC
174 4083 E600 ERROR2: INC ERRORC
175 4085 E600 ERROR1: INC ERRORC
176 4087 4C2340 ERROR0: JMP MONENT
177
178 ; SEND COMMAND TO FLOPPY DISK CONTROLLER
179

```

DSKDC K-1013 DISK DIAGNOSTIC
LEVEL 1 TEST ROUTINES

```

180 ;
181 ; ENTER WITH RELATIVE ADDRESS OF COMMAND BYTES IN X (RELATIVE TO
182 ; DSKCMD) AND NUMBER OF BYTES IN COMMAND IN Y.
183 ; ROUTINE SENDS THE BYTES TO THE FLOPPY DISK CONTROLLER AND
184 ; RETURNS WITH THE CARRY FLAG OFF.
185 ; IF AN ERROR IS DETECTED, THE CARRY FLAG IS ON.
186 ; IF THE CONTROLLER IS BUSY, THE ERROR RETURN IS TAKEN
187
188 DSKDC: LDA FDCSR ; LOOK AT MAIN STATUS REGISTER
189 AND #X'10 ; LOOK AT ALL OF THE BUSY BITS
190 BNE CDPH1 ; ERROR IF EXECUTING PREVIOUS
191 ; COMMAND (EXCEPT SEEK)
192
193 CDPH1: LDA FDCSR ; LOOK AT MAIN STATUS REGISTER
194 BPL RPL ; WAIT UNTIL REQUEST FOR MASTER COES TRUE
195 AND #X'40 ; TEST DATA DIRECTION BIT
196 BNE CDPH2 ; ERROR IF FDC WANTS TO TALK
197 LDA DSKCMD,X ; GET A COMMAND BYTE
198 STA FDCDR ; STORE IT IN THE DISK CONTROLLER
199 INX ; POINT X TO NEXT COMMAND BYTE
200 DEX ; DECREMENT COMMAND BYTE COUNT
201 BNE CDPH1 ; GO TRANSFER NEXT BYTE IF NOT DONE
202 CLC ; CLEAR CARRY FOR NORMAL RETURN
203 RTS
204
205 CDPH2: SEC ; SET CARRY FOR ERROR RETURN
206 RTS
207
208 ;
209 ; RECEIVE STATUS FROM FLOPPY DISK CONTROLLER
210 ; STATUS BYTES ARE STORED SEQUENTIALLY IN MEMORY STARTING AT
211 ; DSKSTS(X), THE NUMBER READ IS DETERMINED BY THE FDC BUSY STATUS
212 ; ROUTINE READS THE STATUS BYTES IN THE RESULT PHASE AND RETURNS
213 ; WITH THE CARRY FLAG OFF.
214 ; IF AN ERROR IS DETECTED, THE CARRY FLAG IS ON
215
216 RSLPH: LDA FDCSR ; LOOK AT MAIN STATUS REGISTER
217 BPL RSLPH ; WAIT UNTIL REQUEST FOR MASTER COES TRUE
218 AND #X'40 ; TEST DATA DIRECTION BIT
219 BEQ RSLPH ; ERROR IF FDC WANTS TO LISTEN
220 LDA FDCDR ; GET A STATUS BYTE FROM THE DATA REGISTER
221 STA DSKSTS,X ; PUT IT INTO MEMORY
222 INX ; POINT X TO NEXT STATUS BYTE
223 NOP ; DANN SLOW CONTROLLER CHIP! 12US RESPONSE
224 BNE RSLPH ; TIME FROM READ TO VALID BUSY STATUS
225 LDA #X'10 ; LOOK AT BUSY BIT IN MAIN STATUS REGISTER
226 BNE FDCSR ; GO FOR ANOTHER STATUS BYTE IF STILL BUSY
227 CLC ; CLEAR CARRY FOR NORMAL RETURN
228 RTS
229
230 RSLPH: SEC ; SET CARRY FOR ERROR RETURN
231 RTS
232
233 ;
234 ; FLOPPY DISK RESET AND SPECIFY. THIS ROUTINE FIRST RESETS THE

```

49

DSKDC K-1013 DISK DIAGNOSTIC
LEVEL 1 TEST ROUTINES

```

235 ;
236 ; FLOPPY DISK CONTROLLER AND THEN ESTABLISHES THE SEEK RATE. HEAD
237 ; LOAD TIME, HEAD UNLOAD TIME, AND DMA OPTION BY USING A SPECIFY
238 ; COMMAND. SPECIFY DATA MUST BE PREFORMATTED IN MEMORY AT SPECDA.
239 ; NORMAL RETURN WITH CARRY OFF. ERROR RETURN WITH CARRY ON NO
240 ; STATUS IS GENERATED SO THE STATUS BYTES IN DSKSTS ARE UNCHANGED.
241
242 SPECIFY: LDA FDCIRQ ; TEST IF AN INTERRUPT IS PENDING
243 BMT SPEC1 ; JUMP AHEAD IF NOT
244 LDA #SNSLOH-DSKCMD ; EXECUTE SENSE INTERRUPT STATUS COMMAND
245 LDY #1
246 JSR CDPH1
247 LDY #0
248 JSR RSLPH ; READ STATUS BYTES INTO DSKSTS
249
250 SPEC1: LDA #SPECDA-DSKCMD ; SET ADDRESS OF SPECIFY COMMAND
251 LDY #3 ; THREE BYTES IN SPECIFY COMMAND
252 JMP CDPH1 ; EXECUTE THE SPECIFY COMMAND
253 ; AND RETURN
254
255 ;
256 ; FLOPPY DISK RECALIBRATE
257 ; THIS ROUTINE SEEKS THE DRIVE NUMBER LOADED INTO A TO TRACK ZERO
258 ; REGARDLESS OF WHERE IT CURRENTLY IS.
259 ; THE STATUS BYTES AT DSKSTS ARE MODIFIED AS A RESULT OF THE
260 ; RECALIBRATE OPERATION.
261 ; IN ADDITION THEY ARE CHECKED AND THE CARRY SET IF FOR ANY REASON
262 ; THE OPERATION WAS NOT SUCCESSFULLY PERFORMED.
263
264 RECAL: AND #X'03 ; FORMAT DRIVE NUMBER INTO SECOND BYTE OF
265 STA RECLDM+1 ; RECALIBRATE COMMAND
266 LDY #2 ; 2 BYTES IN RECALIBRATE COMMAND
267 JSR CDPH1
268 BCS RECAL ; JUMP OUT IF ERROR
269
270 RECAL1: LDA FDCIRQ ; READ DISK CONTROLLER INTERRUPT REQUEST
271 BMT RECAL1 ; (FDC IRQ JUMPER REMOVED OR INTERRUPTS
272 ; DISABLED)
273 ; WAIT UNTIL THE FDC REQUESTS AN INTERRUPT
274
275 LDA #SNSLOH-DSKCMD ; EXECUTE SENSE INTERRUPT STATUS COMMAND
276 LDY #1 ; ONE BYTE IN SENSE INTERRUPT STATUS
277 JSR CDPH1
278 LDY #0 ; SET UP TO READ STATUS INTO DSKSTS
279 JSR RSLPH
280
281 LDA DSKSTS+1 ; LOOK AT PRESENT CYLINDER NUMBER
282 BNE RECAL ; ERROR IF NON-ZERO
283 LDA DSKSTS ; LOOK AT STO STATUS REGISTER
284 AND #X'FB ; DELETE DON'T CARE BITS

```

50

DSKDG K-1013 DISK DIAGNOSTI
LEVEL 1 TEST ROUTINES

```

290 4103 C920      CMP      #X'20      ; REMAINING BITS MUST BE X'20
291 4105 D002      BNE       RECALE     ; GO TO ERROR RETURN
292 4107 18        CLC       ; CLEAR CARRY FOR NORMAL RETURN
293 4108 60        RTS
294
295 4109 38        RECALE: SEC
296 410A 60        RTS
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311 410B 2903      ; FLOPPY DISK SEEK
312 410D 8D0740    ; THIS ROUTINE SEEKS THE DRIVE NUMBER LOADED INTO A TO THE TRACK
313 4110 8E0840    ; NUMBER LOADED INTO X.
314 4113 8A        ; THE STATUS BYTES AT DSKSTS ARE MODIFIED AS A RESULT OF THE
315 4114 48        ; SEEK OPERATION.
316 4115 A206      ; IN ADDITION THEY ARE CHECKED AND THE CARRY SET IF FOR ANY REASON
317 4117 40A3      ; THE OPERATION WAS NOT SUCCESSFULLY PERFORMED.
318 4119 208A40    ;
319 411C 8020      ;
320
321 411E A0E89F     ;
322
323
324 4121 307B      ;
325
326 4123 A203      ;
327 4125 A001      ;
328 4127 208A40    ;
329
330 412A A200      ;
331 412C 20A840    ;
332
333 412F 68        ;
334 4130 C502      ;
335 4132 000A      ;
336 4134 A501      ;
337 4136 23F8      ;
338 4138 C920      ;
339 413A D002      ;
340 413C 18        ;
341 413D 60        ;
342
343 413E 38        ;
344 413F 60        ;
345
346
347
348
349
350
351
352
353 4140 A008      ;
354 4142 A50F      ;
355 4144 4A        ;
356 4145 450F      ;
357 4147 4A        ;
358 4148 4A        ;
359 4149 450F      ;
360 414B 4A        ;
361 414C 4510      ;
362 414E 4A        ;
363 414F 4A        ;
364 4150 4A        ;
365 4151 4A        ;
366 4152 2610      ;
367 4154 260F      ;
368 4156 88        ;
369 4157 D0F9      ;
370 4159 A50F      ;
371 415B 60        ;
372
373
374
375

```

51

DSKDG K-1013 DISK DIAGNOSTI
LEVEL 1 TEST ROUTINES

```

345
346
347
348
349
350
351
352
353 4160 A008      ;
354 4162 A50F      ;
355 4164 4A        ;
356 4165 450F      ;
357 4167 4A        ;
358 4168 4A        ;
359 4169 450F      ;
360 416B 4A        ;
361 416C 4510      ;
362 416E 4A        ;
363 416F 4A        ;
364 4170 4A        ;
365 4171 4A        ;
366 4172 2610      ;
367 4174 260F      ;
368 4176 88        ;
369 4177 D0F9      ;
370 4179 A50F      ;
371 417B 60        ;
372
373
374
375

```

//////////END OF LEVEL 1 TEST ROUTINES//////////

52

DSKDC K-1013 DISK DIAGNOSTIC
LEVEL 2 DISK TEST ROUTINES

```

376 .PAGE 'LEVEL 2 DISK TEST ROUTINES'
377 ;
378 ;
379 ;
380 ;
381 ;
382 ;
383 ;
384 ;
385 ;
386 ;
387 ;
388 ;
389 ;
390 ;
391 ;
392 ;
393 ;
394 ;
395 ;
396 ;
397 ;
398 ;
399 ;
400 ;
401 ;
402 ;
403 ;
404 ;
405 ;
406 ;
407 ;
408 ;
409 ;
410 ;
411 ;
412 ;
413 ;
414 ;
415 ;
416 ;
417 ;
418 ;
419 ;
420 ;
421 ;
422 ;
423 ;
424 ;
425 ;
426 ;
427 ;
428 ;
429 ;
430 ;
431 ;
432 ;
433 ;
434 ;
435 ;
436 ;
437 ;
438 ;
439 ;
440 ;
441 ;
442 ;
443 ;
444 ;
445 ;
446 ;
447 ;
448 ;
449 ;
450 ;
451 ;
452 ;
453 ;
454 ;
455 ;
456 ;
457 ;
458 ;
459 ;
460 ;
461 ;
462 ;
463 ;
464 ;
465 ;
466 ;
467 ;
468 ;
469 ;
470 ;
471 ;
472 ;
473 ;
474 ;
475 ;
476 ;
477 ;
478 ;
479 ;
480 ;
481 ;
482 ;
483 ;
484 ;
485 ;
486 ;
487 ;
488 ;
489 ;
490 ;
491 ;
492 ;
493 ;
494 ;
495 ;
496 ;
497 ;
498 ;
499 ;
500 ;
501 ;
502 ;
503 ;
504 ;
505 ;
506 ;
507 ;
508 ;
509 ;
510 ;
511 ;
512 ;
513 ;
514 ;
515 ;
516 ;
517 ;
518 ;
519 ;
520 ;
521 ;
522 ;
523 ;
524 ;
525 ;
526 ;
527 ;
528 ;
529 ;
530 ;
531 ;
532 ;
533 ;
534 ;
535 ;
536 ;
537 ;
538 ;
539 ;
540 ;
541 ;
542 ;
543 ;
544 ;
545 ;
546 ;
547 ;
548 ;
549 ;
550 ;
551 ;
552 ;
553 ;
554 ;
555 ;
556 ;
557 ;
558 ;
559 ;
560 ;
561 ;
562 ;
563 ;
564 ;
565 ;
566 ;
567 ;
568 ;
569 ;
570 ;
571 ;
572 ;
573 ;
574 ;
575 ;
576 ;
577 ;
578 ;
579 ;
580 ;
581 ;
582 ;
583 ;
584 ;
585 ;
586 ;
587 ;
588 ;
589 ;
590 ;
591 ;
592 ;
593 ;
594 ;
595 ;
596 ;
597 ;
598 ;
599 ;
600 ;
601 ;
602 ;
603 ;
604 ;
605 ;
606 ;
607 ;
608 ;
609 ;
610 ;
611 ;
612 ;
613 ;
614 ;
615 ;
616 ;
617 ;
618 ;
619 ;
620 ;
621 ;
622 ;
623 ;
624 ;
625 ;
626 ;
627 ;
628 ;
629 ;
630 ;
631 ;
632 ;
633 ;
634 ;
635 ;
636 ;
637 ;
638 ;
639 ;
640 ;
641 ;
642 ;
643 ;
644 ;
645 ;
646 ;
647 ;
648 ;
649 ;
650 ;
651 ;
652 ;
653 ;
654 ;
655 ;
656 ;
657 ;
658 ;
659 ;
660 ;
661 ;
662 ;
663 ;
664 ;
665 ;
666 ;
667 ;
668 ;
669 ;
670 ;
671 ;
672 ;
673 ;
674 ;
675 ;
676 ;
677 ;
678 ;
679 ;
680 ;
681 ;
682 ;
683 ;
684 ;
685 ;
686 ;
687 ;
688 ;
689 ;
690 ;
691 ;
692 ;
693 ;
694 ;
695 ;
696 ;
697 ;
698 ;
699 ;
700 ;
701 ;
702 ;
703 ;
704 ;
705 ;
706 ;
707 ;
708 ;
709 ;
710 ;
711 ;
712 ;
713 ;
714 ;
715 ;
716 ;
717 ;
718 ;
719 ;
720 ;
721 ;
722 ;
723 ;
724 ;
725 ;
726 ;
727 ;
728 ;
729 ;
730 ;
731 ;
732 ;
733 ;
734 ;
735 ;
736 ;
737 ;
738 ;
739 ;
740 ;
741 ;
742 ;
743 ;
744 ;
745 ;
746 ;
747 ;
748 ;
749 ;
750 ;
751 ;
752 ;
753 ;
754 ;
755 ;
756 ;
757 ;
758 ;
759 ;
760 ;
761 ;
762 ;
763 ;
764 ;
765 ;
766 ;
767 ;
768 ;
769 ;
770 ;
771 ;
772 ;
773 ;
774 ;
775 ;
776 ;
777 ;
778 ;
779 ;
780 ;
781 ;
782 ;
783 ;
784 ;
785 ;
786 ;
787 ;
788 ;
789 ;
790 ;
791 ;
792 ;
793 ;
794 ;
795 ;
796 ;
797 ;
798 ;
799 ;
800 ;
801 ;
802 ;
803 ;
804 ;
805 ;
806 ;
807 ;
808 ;
809 ;
810 ;
811 ;
812 ;
813 ;
814 ;
815 ;
816 ;
817 ;
818 ;
819 ;
820 ;
821 ;
822 ;
823 ;
824 ;
825 ;
826 ;
827 ;
828 ;
829 ;
830 ;
831 ;
832 ;
833 ;
834 ;
835 ;
836 ;
837 ;
838 ;
839 ;
840 ;
841 ;
842 ;
843 ;
844 ;
845 ;
846 ;
847 ;
848 ;
849 ;
850 ;
851 ;
852 ;
853 ;
854 ;
855 ;
856 ;
857 ;
858 ;
859 ;
860 ;
861 ;
862 ;
863 ;
864 ;
865 ;
866 ;
867 ;
868 ;
869 ;
870 ;
871 ;
872 ;
873 ;
874 ;
875 ;
876 ;
877 ;
878 ;
879 ;
880 ;
881 ;
882 ;
883 ;
884 ;
885 ;
886 ;
887 ;
888 ;
889 ;
890 ;
891 ;
892 ;
893 ;
894 ;
895 ;
896 ;
897 ;
898 ;
899 ;
900 ;
901 ;
902 ;
903 ;
904 ;
905 ;
906 ;
907 ;
908 ;
909 ;
910 ;
911 ;
912 ;
913 ;
914 ;
915 ;
916 ;
917 ;
918 ;
919 ;
920 ;
921 ;
922 ;
923 ;
924 ;
925 ;
926 ;
927 ;
928 ;
929 ;
930 ;
931 ;
932 ;
933 ;
934 ;
935 ;
936 ;
937 ;
938 ;
939 ;
940 ;
941 ;
942 ;
943 ;
944 ;
945 ;
946 ;
947 ;
948 ;
949 ;
950 ;
951 ;
952 ;
953 ;
954 ;
955 ;
956 ;
957 ;
958 ;
959 ;
960 ;
961 ;
962 ;
963 ;
964 ;
965 ;
966 ;
967 ;
968 ;
969 ;
970 ;
971 ;
972 ;
973 ;
974 ;
975 ;
976 ;
977 ;
978 ;
979 ;
980 ;
981 ;
982 ;
983 ;
984 ;
985 ;
986 ;
987 ;
988 ;
989 ;
990 ;
991 ;
992 ;
993 ;
994 ;
995 ;
996 ;
997 ;
998 ;
999 ;
1000 ;

```

DSKDG K-1013 DISK DIAGNOSTIC
LEVEL 2 DISK TEST ROUTINES

[illegible]

DSKDG K-1013 DISK DIAGNOSTIC LEVEL 2 DISK TEST ROUTINES

```

485 4220 06130714 .BYTE 6,19,7,20
486 4221 08150916 .BYTE 8,21,9,22
487 4222 0A170818 .BYTE 10,23,11,24
488 422C 0C19 .BYTE 12,25
489
490
491 ;
492 ; SEQUENTIAL READ EXERCIZER
493 ; READS DISK 0 ONE SECTOR AT A TIME FROM TRACK 0 SECTOR 0 TO
494 ; TRACK 76 SECTOR 25 AND THEN REPEATS.
495
496 422E D8 READER: CLD ; INSURE BINARY ARITHMETIC
497 422F A920 LDA #X'20 ; INITIALIZE ERROR CODE
498 4231 8500 STA ERRORC
499 4233 20C440 JSR SPECIFY ; INITIALIZE DISK CONTROLLER
500 4236 B064 BCS RERR1 ; JUMP OUT IF ERROR
501 423A A509 LDA DRIVE ; RECALIBRATE DESIGNATED DRIVE
502 423B 20DC40 JSR RECAL
503 423D B038 BCS RERR2 ; JUMP OUT IF ERROR
504 423F A900 LDA #0 ; SET TRACK TO ZERO
505 4241 8508 STA TRACK
506 4243 A900 LDA #0 ; SET SECTOR TO ZERO
507 4245 850C STA SECTOR
508 4247 A508 JSR SEEKOM-2 ; ESTABLISH TRACK,
509 424C A60C LDX SECTOR ; SECTOR,
510 424E A080 LDY #READBY/256 ; MEMORY ADDRESS,
511 4250 A50A LDA SIDE ; AND SIDE/DRIVE NUMBER
512 4252 0A ASLA
513 4253 0A ASLA
514 4254 0509 ORA DRIVE
515 4256 20B342 JSR READ ; READ THE SECTOR INTO MEMORY
516 4259 B01D BCS RERR3 ; JUMP OUT IF READ ERROR
517 425B E60C INC SECTOR ; INCREMENT SECTOR NUMBER
518 425D A50C LDA SECTOR
519 425F 091A CMP #26
520 4261 D0FA BNE REX3 ; TEST IF ALL SECTORS READ
521 4263 B608 INC TRACK ; GO READ NEXT SECTOR IF NOT
522 4265 A508 LDA TRACK ; INCREMENT TRACK NUMBER
523 4267 094D CMP #77
524 4269 F0CD BEQ REX1 ; TEST IF ALL TRACKS READ
525 426B AA TAX ; GO READ DISK AGAIN IF SO
526 426C A509 LDA DRIVE ; SEEK TO THE NEW TRACK
527 426E 20D841 JSR SEEK ; ON DESIGNATED DRIVE
528 4271 B003 BCS RERR4 ; JUMP OUT ON SEEK ERROR
529 4273 4C4342 JMP REX2 ; GO READ SECTOR 0 ON NEW TRACK
530
531
532 4276 B600 RERR4: INC ERRORC
533 4278 B600 RERR3: INC ERRORC
534 427A E600 RERR2: INC ERRORC
535 427C E600 RERR1: INC ERRORC
536 427E 4C2340 RERR0: JMP MONENT ; 24 SET SEEK ERROR CODE
; 23 SET READ ERROR CODE
; 22 SET RECALIBRATE ERROR CODE
; 21 SET SPECIFY ERROR CODE
; 20 NO ERROR, RETURN TO THE MONITOR
537
538
539 ; SUBROUTINE TO ACCEPT THE PAGE ADDRESS OF A MEMORY BUFFER AND

```

55

DSKDG K-1013 DISK DIAGNOSTIC LEVEL 2 DISK TEST ROUTINES

```

540 ;
541 ; SET THE DMA ADDRESS REGISTER WITH THE APPROPRIATE VALUE. THE
542 ; BUFFER ADDRESS MUST BE IN THE DISK CONTROLLER RAM.
543 ; RETURN WITH CARRY CLEAR IF ADDRESS IS OK, SET IF ADDRESS IS
544 ; INVALID.
545 ; FOR THIS ROUTINE TO WORK, THE ORIGIN OF THE USER RAM MUST BE
546 ; EQUATED TO USRAM AND THE ORIGIN OF THE SYSTEM RAM MUST BE
547 ; EQUATED TO SYSRAM.
548 ; ENTER WITH BUFFER PAGE ADDRESS IN A, EXIT WITH DMA ADDRESS IN A
549 ; AND THE DMA ADDRESS REGISTER.
550
551 4281 C940 CMP #USRAM/256 ; COMPARE WITH BEGINNING OF USER RAM
552 4283 900E BCC DMAST1 ; JUMP IF LESS THAN USER RAM
553 4285 C960 CMP #USRAM/256+32 ; COMPARE WITH END OF USER RAM
554 4287 B00A BCS DMAST1 ; JUMP IF NOT IN USER RAM
555 4289 38 SEC ; IF IN USER RAM, COMPUTE RELATIVE PAGE
556 428A E940 SBC #USRAM/256 ; ADDRESS IN USER RAM
557 428C 48 PHA ; SAVE RESULT
558 428D A900 LDA #USRAM/32 ; TEST IF USRAM IS ON AN ODD 4K BOUNDARY
559 428F 3012 BPL DMAST2 ; JUMP ON ODD BOUNDARY
560 4291 1016 RPL DMAST2 ; JUMP ON EVEN BOUNDARY
561 4293 C980 CMP #SYSRAM/256 ; COMPARE WITH BEGINNING OF SYSTEM RAM
562 4295 901A BCC DMASTE ; ERROR IF NOT IN DISK CONTROLLER RAM
563 4297 C99F CMP #SYSRAM/256+32 ; COMPARE WITH END OF USABLE SYSTEM RAM
564 4299 B016 BCS DMASTE ; ERROR IF NOT IN DISK CONTROLLER RAM
565 429B 38 SEC ; IF IN SYSTEM RAM, COMPUTE RELATIVE PAGE
566 429C E960 SBC #SYSRAM/256-32 ; ADDRESS IN SYSTEM RAM
567 429E 48 PHA ; SAVE RESULT
568 429F A900 LDA #SYSRAM/32 ; TEST IF SYSRAM IS ON AN ODD 4K BOUNDARY
569 42A1 1006 BPL DMAST3 ; JUMP ON EVEN BOUNDARY
570 42A3 68 EOR #X'10 ; RETRIEVE RELATIVE ADDRESS
571 42A6 4CA42 JMP DMAST4 ; FLIP BIT 6 (AFTER SHIFT) FOR ODD BOUNDARY
572 42A9 68 JMP DMAST4 ; RETRIEVE RELATIVE ADDRESS
573 42AA 0A ASLA ; MULTIPLY RELATIVE PAGE ADDRESS BY 4
574 42AB 0A ASLA ; AND PUT RESULT IN DMA ADDRESS REGISTER
575 42AC 80EA9F STA FDDMA ; NORMAL RETURN
576 42AF 18 CLC ; ERROR RETURN
577 42B0 60 RTS
578 42B1 38 SEC
579 42B2 60 RTS
580
581
582 ; FLOPPY DISK READ SECTOR
583 ; THIS ROUTINE READS ONE SECTOR FROM DISK INTO MEMORY.
584 ; ENTER WITH MEMORY PAGE NUMBER TO RECEIVE SECTOR IN Y (MUST BE
585 ; IN DISK CONTROLLER RAM), SECTOR NUMBER TO READ IN X (READS
586 ; CURRENT TRACK), AND DISK DRIVE NUMBER AND DISKETTE SIDE IN A.
587 ; ***CAUTION-CURRENT CYLINDER NUMBER IS TAKEN FROM SEEKOM-2, IF
588 ; IT DOES NOT WATCH THE ACTUAL HEAD POSITION, A READ ERROR WILL
589 ; RESULT***
590 ; RETURNS WITH CARRY CLEAR IF NO READ ERROR, CARRY SET IF A READ
591 ; OR OTHER KIND OF ERROR.
592 ; THE STATUS AREA IS UPDATED AFTER A READ, 7 BYTES ARE STORED.
593
594 ;
595 ; NOTE: USES DMA MODE BUT WAITS FOR OPERATION TO COMPLETE BEFORE

```

56

DSDDG K-1013 DISK DIAGNOSTIC
LEVEL 2 DISK TEST ROUTINES

```

595 ; RETURNING.
596 ; A READ DATA COMMAND IS USED AND THE SK BIT IS ZERO. THIS
597 ; MEANS THAT DELAYED SECTORS WILL BE READ AND BIT 6 OF STATUS 2
598 ; WILL BE SET ON RETURN.
599
600 STA READCH+1 ; PUT DRIVE/SIDE IN SECOND BYTE OF COMMAND
601 LSRA ; ISOLATE HAED # AND PUT INTO H FIELD
602 LSRA
603 STA READCH+3
604 STA SEEKCH+2
605 STA READCH+2
606 STA READCH+4
607 STA READCH+6
608 STA DMSSET
609 STA #X'01
610 STA FDCMVC
611 STA #9
612 STA #9
613 STA #9
614 STA #9
615 STA #9
616 STA #9
617
618 LDA READ3
619 BMI READ3
620
621 LDX #0
622 JSR RSLPH
623 RCS
624 DSEKTS
625 AND #X'D8
626 BEQ READ4
627 CRP #X'40
628 BNE READER
629 LDA DSKSTS+1
630 BPL READER
631 LDA DSKSTS+1
632 AND #X'35
633 BNE READER
634 LDA DSKSTS+2
635 AND #X'33
636 BNE READER
637
638 CLC
639 RTS
640
641 READER: SEC
642 RTS
643
644 ;//////////////////END OF LEVEL 2 ROUTINES//////////////////

```

57

DSDDG K-1013 DISK DIAGNOSTIC
RANDOM DATA WRITE AND READ EXERCISE

```

645 ; PAGE 'RANDOM DATA WRITE AND READ EXERCISE'
646 ; RANDOM DATA IS WRITTEN INTO ALL TRACKS AND SECTORS OF DISK 0
647 ; AND THEN READ BACK AND COMPARED WITH THE ORIGINAL.
648 ; RANDOM SEQUENCE. ANY ERROR WILL TERMINATE THE PROGRAM.
649 ; DISK FORMAT ASSUMED TO BE 26 SECTORS OF 256 BYTES EACH, DOUBLE
650 ; DENSITY.
651
652 ;//////////////////BEGINNING OF LEVEL 3//////////////////
653
654 JSR RWTST1
655 LDA #X'30
656 STA ERORMC
657 LDA #0
658 STA FDCMVC
659 LDA #X'01
660 STA RANDNO+1
661 STA SPECIFY
662 JSR SPECIFY
663 BCC RWTST2
664 JMP RWERR1
665 JSR RWERR1
666 JSR RECAL
667 JSR RWTST1
668 JSR RWERR2
669 JSR RWTST1
670 JSR RWTST1
671 JSR RWTST1
672 JSR RWTST1
673 JSR RWTST1
674 JSR RWTST1
675 JSR RWTST1
676 JSR RWTST1
677 JSR RWTST1
678 JSR RWTST1
679 JSR RWTST1
680 JSR RWTST1
681 JSR RWTST1
682 JSR RWTST1
683 JSR RWTST1
684 JSR RWTST1
685 JSR RWTST1
686 JSR RWTST1
687 JSR RWTST1
688 JSR RWTST1
689 JSR RWTST1
690 JSR RWTST1
691 JSR RWTST1
692 JSR RWTST1
693 JSR RWTST1
694 JSR RWTST1
695 JSR RWTST1
696 JSR RWTST1
697 JSR RWTST1
698 JSR RWTST1

```

58

DSKDG K-1013 DISK DIAGNOSTIC
RANDOM DATA WRITE AND READ EXERCISE

```

699 4362 AA TAX
700 4363 A509 LDA DRIVE
701 4365 200B41 JSR SEEK
702 4368 B05A RCS RWERR4
703 436A 4C2A43 JMP RWST11
704
705 RWST15: LDA #X'01
706 436D A901 STA RANDOM+1
707 4371 8510 LDA #0
708 4373 A200 LDX #0
709 4375 A509 LDA DRIVE
710 4377 200B41 JSR SEEK
711 437A B048 RCS RWERR4
712 437C A900 LDA #0
713 437E 850B STA TRACK
714 4380 A900 LDA #0
715 4382 850C STA SECTOR
716 4384 A50B LDA TRACK
717 4386 800B40 STA SEEKCH+2
718 4389 A60C LDX SECTOR
719 438B A080 LDY #RWSTDA/256
720 438D A50A LDA SIDE
721 438F 0A ASLA
722 4390 0A ASLA
723 4391 0509 ORA
724 4393 20B342 JSR READ
725 4396 B02A ECS RWERR5
726 4398 A200 LDX #0
727 439A 204041 JSR RAND
728 439D D00080 CMP RWSTDA,X
729 43A0 D01E BNE RWERR6
730 43A2 E8 INX
731 43A3 D0F5 BNE RWST8
732 43A5 E60C INC SECTOR
733 43A7 A50C LDA SECTOR
734 43A9 C91A CMP #26
735 43AB D0D7 BNE RWST7
736 43AD E60B INC TRACK
737 43AF A50B LDA TRACK
738 43B1 C94D CMP #77
739 43B3 F017 BEQ RWERR0
740 43B5 AA TAX
741 43B6 A509 LDA DRIVE
742 43B8 200B41 JSR SEEK
743 43BB B007 RCS RWERR4
744 43BD 4C8043 JMP RWST6
745
746 RWERR6: INC ERRORC
747 43C2 E600 INC RWERR5
748 43C4 E600 INC RWERR4
749 43C6 E600 INC RWERR3
750 43C8 E600 INC RWERR2
751 43CA E600 INC RWERR1
752 43CC 4C2340 JMP MONENT
753

```

59

DSKDG K-1013 DISK DIAGNOSTIC
RANDOM DATA WRITE AND READ EXERCISE

```

754
755 FLOPPY DISK WRITE SECTOR
756 THIS ROUTINE WRITES ONE SECTOR FROM MEMORY ONTO DISK.
757 ENTER WITH MEMORY PAGE NUMBER TO WRITE FROM IN Y (MUST BE
758 IN DISK CONTROLLER RAM). SECTOR NUMBER TO WRITE TO IN X
759 WRITES ON CURRENT TRACK), AND DISK DRIVE NUMBER AND DISKETTE
760 SIDE IN A. CURRENT CYLINDER NUMBER IS TAKEN FROM SEEKCH+2, IF
761 IT DOES NOT MATCH THE ACTUAL HEAD POSITION, A WRITE ERROR WILL
762 RESULT.**
763 RETURNS WITH CARRY CLEAR IF NO WRITE ERROR, CARRY SET IF A
764 WRITE OR OTHER KIND OF ERROR.
765 THE STATUS AREA IS UPDATED AFTER A WRITE, 7 BYTES ARE STORED.
766
767 NOTE: USES DMA MODE BUT WAITS FOR OPERATION TO COMPLETE BEFORE
768 RETURNING.
769
770 STA RWITCH+1 WRITE: STA RWITCH+1 ; PUT SIZE/DRIVE IN SECOND BYTE OF COMMAND
771 43CF 8D1B40 LSR4 ; ISOLATE HEAD # AND PUT INTO H FIELD
772 43D2 4A LSR4
773 43D3 4A LSR4
774 43D4 8D1B40 STA RWITCH+3
775 43D7 A0B40 LDA SEEKCH+2
776 43DA 8D1C40 STA RWITCH+2
777 43DD 8A TTA
778 43DE 8D1B40 STA RWITCH+4
779 43E1 8D2040 STA RWITCH+6
780 43E4 98 TTA
781 43E5 20B142 DMASET ; SET DMA ADDRESS REGISTER ACCORDINGLY
782 43E8 A900 LDA #X'00 ; SET DMA READ MODE AND SYSTEM RAM WRITE
783 43EA 8DE89F STA FDCHMC ; ALLOW
784 43ED A009 LDT #9 ; 9 BYTES IN WRITE COMMAND
785 43EF A21A LDX #RWITCH-DISKCH;RELATIVE ADDRESS OF WRITE COMMAND
786 43F1 20B440 JSR CHDPH ; SEND COMMAND TO DISK CONTROLLER
787 43F4 B028 BCS WRITER ; JUMP OUT ON ERROR
788
789 43F6 ADE89F RWIT3: LDA FDCIRQ ; WAIT UNTIL INTERRUPT REQUEST FROM FDC
790 43F9 30F8 BNE WRIT3
791
792 43FB A200 LDX #0 ; SET UP TO READ STATUS INTO STATUS AREA
793 43FD 20B440 JSR RSLPH ; JUMP OUT ON CROSS ERROR
794 4400 B01C BCS WRITER ; CHECK STATUS REGISTER 0
795 4402 A501 LDA DSRTS ; MASK OUT NON-ERROR BITS
796 4404 2908 AND #X'08 ; JUMP AHEAD IF NO OBVIOUS ERROR
797 4406 F008 BEQ WRIT4 ; TEST IF ABNORMAL TERMINATION ERROR
798 4408 C94D CMP #X'40 ; TRUE ERROR IF NOT
799 440A D012 BNE WRITER ; IF ABNORMAL TERMINATION, TEST IF END OF
800 440C A502 LDA DSRTS+1 ; CYLINDER, TRUE ERROR IF NOT, OK IF SO
801 440E 100E BPL WRITER ; CHECK STATUS REGISTER 1
802 4410 A502 AND #X'35 ; MASK OUT NON-ERROR BITS
803 4412 2935 AND #X'35 ; GO TO ERROR IF ANY OF REMAINDER SET
804 4414 D008 BNE WRITER ; CHECK STATUS REGISTER 2
805 4416 A503 LDA DSRTS+2 ; MASK OUT NON-ERROR BITS
806 4418 2933 AND #X'33 ; GO TO ERROR IF ANY OF REMAINDER SET
807 441A D002 BNE WRITER
808

```

60

```

DSKDG K-1013 DISK DIAGNOSTI
RANDOM DATA WRITE AND READ EXERCISE

809 441C 18          CLC
810 441D 60          RTS
811 441E 38          WRITER: SEC
812 441F 60          RTS
813 0000             .END
NO ERROR LINES

; CLEAR CARRY FOR NORMAL RETURN
; SET CARRY IF ANY ERROR DETECTED
; AND RETURN

```

K-1013 FLOPPY DISK CONTROLLER PARTS LIST

<u>DESIGNATION</u>	<u>PART TYPE</u>	<u>QTY</u>
U31,39,52	LOGIC, 74LS00	3
U4,19,37,51,53	LOGIC, 74LS04	5
U60	LOGIC, 7406	1
U62	LOGIC, 74LS08	1
U20,29,38	LOGIC, 74LS10	3
U56,57	LOGIC, 74LS13	2
U11,30	LOGIC, 74LS20	2
U7,8,17	LOGIC, 74LS30	3
U40	LOGIC, 74LS42	1
U63	LOGIC, 74LS51	1
U54	LOGIC, 74LS93	1
U5,10,32,42,55	LOGIC, 74LS109	5
U61	LOGIC, 74145	1
U14,24,34,44,58	LOGIC, 74LS153	5
U13,23	LOGIC, 74LS157	2
U21,33,43	LOGIC, 74LS161	3
U48	LOGIC, 74LS173	1
U64	LOGIC, 74LS221	1
U18,28	LOGIC, 74LS283	2
U50,59	LOGIC, 74LS368	2
U12,22	LOGIC, 74LS393	2
U1-3,9	LOGIC, 81LS95	4
U15,16,25,26,35, 36,45,46	MEMORY, 4116 TYPE 200ns	8
U6	MEMORY, 74S471 PROM	1
U49	LSI FD CONTROLLER UPD765	1
VR2	VOLT REG. +5V LM340T-5	1
VR1	VOLT REG. +12V LM341P-12	1
D4	DIODE, GERMANIUM 1N270	1
D2,3,5-8	DIODE, SILICON 1N4148	6
D1	DIODE, ZENER 5.1V .4W	1
Q2	TRANSISTOR, NPN PN2222	1
Q1	TRANSISTOR, PNP PN2907	1

<u>DESIGNATION</u>	<u>PART TYPE</u>	<u>QTY</u>
	SOCKET, PC 14 PIN	24
U27,41,47	SOCKET, PC 16 PIN	35
	SOCKET, PC 20 PIN	5
	SOCKET, PC 40 PIN	1
	BOARD, PC K-1013-1 REV B	1
H1	HEATSINK 1" SQUARE AAVID 5072B	1
J1	CONNECTOR, 50 PIN HEADER	1
R29	RESISTOR, 1/4W 5% 10 OHM	1
R32,34,36,38,41	RESISTOR, 1/4W 5% 220 OHM	5
R1-4,7-10,46	RESISTOR, 1/4W 5% 270 OHM	9
R33,35,37,39,40,52	RESISTOR, 1/4W 5% 330 OHM	6
R15,28,31,53	RESISTOR, 1/4W 5% 470 OHM	4
R6,19,26,56	RESISTOR, 1/4W 5% 1K	4
R44	RESISTOR, 1/4W 5% 1.5K	1
R16,17,20,30,54	RESISTOR, 1/4W 5% 2.2K	5
R43	RESISTOR, 1/4W 5% 3K	1
R21,55	RESISTOR, 1/4W 5% 3.3K	2
R23,24,47,48	RESISTOR, 1/4W 5% 4.7K	4
R5,11-14,18,22	RESISTOR, 1/4W 5% 10K	7
R50	RESISTOR, 1/4W 5% 51K	1
R25,51	RESISTOR, 1/4W 5% 820K	2
R27,42,45,49	TRIMPOT, 500 OHM SQUARE	4
RP1	RES. PACK 5% 10K 8 TO 5V	1
C8,10,11	CAP,ELECTROLYTIC 100UF 16V RADIAL	3
C7	CAP,ELECTROLYTIC 1000UF 25V AXIAL	1
C91,93,95	CAP, POLY, 470PF 12V	3
C87	CAP, POLY, 1000PF 12V	1
C66,88,98,99	CAP, DISK, NPO 68PF 12V	4
C58,77	CAP, DISK, Y5F 100PF 12V	2
C9,89,97	CAP, DISK, Z5U .01UF 12V	3
C1-6,12-19,25-33,39-46,52-57,59,60,67-76,78-85,20-24,34-38,47-51,61-65	CAP, DISK, Z5U .047UF 12V	57
	CAP, DISK, Z5U .1UF 12V	20

K-1013 PARTS LAYOUT

