

K-1013 DOUBLE DENSITY DISK CONTROLLER

FOR KIM/MTU BUS SYSTEMS

DOUBLE DENSITY FLOPPY DISK CONTROLLER
16 K BYTE MEMORY
256 BYTE BOOTSTRAP ROM
4 DRIVE CAPACITY

COPYRIGHT NOTICE Micro Technology Unlimited, 1980

This user's manual which includes the instructions, product specifications, circuit description, schematic circuit diagram, printed circuit artwork, and diagnostic program is copyrighted. The user or customer may make <u>BACKUP</u> copies only to protect against loss. The copyright notices must be added to and remain intact on all such backup copies.

The associated diagnostic program may be used only on the computer systems owned directly by the customer himself and may not be reproduced and shipped with systems sold or rented by the customer.

MICRO TECHNOLOGY UNLIMITED P. O. BOX 12106 2806 HILLSBORO STREET RALEIGH, NC 27605 USA

TABLE OF CONTENTS

K-1013 UNPACKING AND INSTALLATION	
INITIAL BOARD TEST	
DISK DRIVE CONNECTION	
INITIAL DISK TEST	1
PROGRAMMING	
JUMPER OPTIONS	1
DISK DRIVE CHARACTERISTICS	1
PRINCIPLES OF OPERATION	1
ADJUSTMENT PROCEDURE	2
TROUBLESHOOTING	2
uPD-765 CONTROLLER CHIP DATA SHEET	2
SPECIFICATIONS	3
PIN CONNECTIONS	3
TIMING DIAGRAM	4
MEMORY DIAGNOSTIC PROGRAM LISTING	4
DISK DRIVE DIAGNOSTIC PROGRAM LISTING	4
K-1013 PARTS LIST	6
K-1013 PARTS LAYOUT	6
K-1013 BLOCK DIAGRAM	6!
K-1013 SCHEMATIC	61

K-1013 UNPACKING AND INSTALLATION

The K-1013 Floppy Disk Controller for KIM/MTU bus systems is a carefully engineered, manufactured, and tested product that should operate perfectly when handled and installed according to the following instructions. Note that the board is shipped in a black conductive plastic bag. Since MOS integrated circuits are used, damage from static discharge is possible. It is helpful to reduce static by working in an area with concrete floors and a reasonable humidity level. If this is impossible, at least avoid wearing rubber soled shoes and move slowly in the work area. When unpacking or handling the board, touch the screw sticking up in the middle of the heatsink <u>first</u> and release it <u>last</u>. Note that the preceeding comments apply equally to the user's computer board which of course contains MOS IC's also.

ADDRESS AND FUNCTION SELECT JUMPERS

Due to the variety of systems which may use this board, the K-1013 Floppy Disk Controller has a number of address and function select jumpers. However the board is shipped with a "standard" jumper configuration installed which should be suitable for running the CODOS Disk Operating System in an AIM-65 based system. The characteristics of this standard configuration are listed below:

- 1. System RAM addresses 8000-9FFF
- 2. User RAM addresses 4000-5FFF
- 3. Type of disk 8 inch standard size Shugart compatible single sided drive
- 4. Reset vector Goes to KIM-1 monitor (pertains only to KIM-1 based systems)
- 5. Floppy disk controller interrupt disabled
- 6. Option bit in Hardware Status Register 0
- 7. Write precompensation 125NS

It is desirable that initial tests of the board in the user's system be done with these jumper options intact. This should be possible in KIM-1 and AIM-65 based systems. In SYM-1 systems the disk controller System RAM will interfere with the SYM-1 monitor and therefore it must be moved. The best place to move it is to addresses 6000-7FFF (CODOS for the SYM-1 will expect it there as well). If it is moved, the diagnostic program listed in this manual will have to be modified. See modification instructions in the Memory Diagnostic Program listing on page 41.

CONNECTION TO USER'S SYSTEM

As shipped the board requires a source of +8 (+7 to +12) volts unregulated input and a source of +16 (+14 to +20) volts unregulated for power. It is preferable to use the on-board regulators but if only regulated power is available, the regulators may be bypassed. Solder a jumper wire between the two outside pins of VR2 for regulated +5 input. Solder a jumper wire between the two outside pins of VR1 for regulated +12 input. Current drain from +5 is 600MA and from +12 is 125MA.

The easiest method of connection to a KIM-1, SYM-1, or AIM-65 is to use an MTU K-1005 series motherboard/card file. With the card file one simply plugs the processor board into the top slot and the disk controller into one of the other slots. The K-1013 may also be connected directly in parallel with the expansion connector of the processor (except for those signals marked with an * on page 39). If direct connection is used, the wires should not be longer than 4 inches and the ground wire should connect directly from the processor to the K-1013 and be 16 guage or heavier.

INITIAL BOARD TEST

Initial testing of the K-1013 should be performed without a drive connected. This will verify that the board operates properly as a memory, that the disk controller chip is alive, and that the bootstrap ROM, if present, can be read correctly. Perform the following steps to verify that the board is in reasonable operating condition:


- 1. Inspect the board for shipping damage such as broken parts or bent-over component leads shorting PC traces.
- 2. After making sure that power is turned off, that the user's power supply has discharged all residual voltages, and that there are no addressing conflicts between the on-board memory and the rest of the system, plug the board into the system and turn the power on.
- 3. Using the standard system monitor, examine memory location 4000 (or the first User RAM location if the K-1013 jumpers have been changed) several times. The contents will probably be either 00 or FF and each examine operation should report the same value. If the results are different each time it is examined, either the board is not responding to its address or the board has failed to synchronize to the user's system clock which must be 1.0MHz. If the contents are always the same as the high byte of the address (try 4100 and 4200 as well), the board is definitely not responding to its address. Check that the address jumpers are set the way you expect. If the condition persists, refer to the section on troubleshooting.
- 4. Using the standard system monitor, store something in location 4000 and verify that it can be read back. Repeat for 5000 and a couple of others in the 4000-5FFF range.
- 5. Repeat step 3 at address 8000 (or the first System RAM location if the K-1013 jumpers have been changed).
- 6. Since System RAM is write protected after a system reset, you will have to write 00 into the Hardware Control Register before executing step 4 on the system RAM. Simply store 00 into location 9FE8 (or SYSRAM+1FE8) with the monitor. SYM and AIM monitors will report a memory failure since this is a write-only register. The KIM monitor will not write correctly into a write-only register so the following program will have to be put into location 0000 and executed: A9 00 8D E8 9F 4C 22 1C. After the write protect has been turned off, try writing into the system RAM using the procedure in step 4.
- 7. Examine location 9FEE (or SYSRAM+1FEE) which is the main status register of the disk controller chip. It should read 80. Any other reading indicates a problem with the disk controller chip or board addressing.
- 8. Examine location 9FE8 (or SYSRAM+1FE8) which is the Hardware Status Register. Bit 7 of the data read should be a one and bit 6 should be a zero while the other bits are undefined. This indicates that no interrupt is pending from the disk controller and that the option bit is 0.
- 9. Examine location 9F00 (or SYSRAM+1F00) which is the first location in the bootstrap ROM. If the ROM is installed, it should have a value corresponding to the first byte of the bootstrap program (see the bootstrap program listing in the CODOS manual). Otherwise it will be undefined.
- 10. If desired, enter the memory diagnostic program on pages 41-44 and execute it to certify that the on-board memory is working properly. Then continue to the next page after turning the power off.

DISK DRIVE CONNECTION

A complete disk system requires a disk drive, connecting cable, and power supply as well as the K-1013 disk controller and the user's computer. Since the K-1013 disk controller comes without drives, cable, or power supply, there is a variety of possible configurations.

Disk drives with a Shugart $\underline{\text{compatible}}$ connector are preferred. These include but are not limited to: Shugart $\underline{\text{SA-800}}$, Siemans FD-400, and Qume Datatrak 8. Either the single-sided or double-sided versions of the above drives may be used however for double-sided applications the Qume Datatrack 8 is recsmmended. If a non Shugart compatible drive is used, see the section entitled Disk Drive Characteristics.

Assuming that a Shugart compatible disk is used, the cable required is extremely simple. It should be a 50 wire ribbon cable with .050" between conductor centers (3M type number 3365-50) with a female ribbon cable connector on one end (mates with dual row .025" square posts on a .1" grid, 3M type number 3425-0000), and a female card edge connector on the other end (mates with 50 pin double-sided PC edge fingers on .1" spacing, 3M type number 3415-0001). If two or more drives are to be used in a system, additional female card edge connectors can be pressed onto the same cable with a spacing of 6" between centers (assuming upright mounting of the drives with not more than 1" spacing between drives) up to a total of 4 connectors. The total cable length should not exceed 10 feet and lengths of less than 5 feet are preferred. A drawing of the required cable configuration is shown below:



If more than one disk drive is used, the drive select jumpers in the drives will have to be re-configured. Following the instructions in the drive manual, set the jumpers in the first drive for 0, the next for 1, etc. The disk controller does $\underline{\text{NOT}}$ use binary select so ignore anything in the drive manual about binary select.

Most disk drives have additional jumpers to control other aspects of their operation. The list below shows what the K-1013 expects of the drive and the jumpers should be configured accordingly.

- 1. The READY line should be daisy chained, not radial.
- 2. The stepper motor should either be energized continuously or when step pulses are present. Energizing only when the head is loaded or the drive is selected is $\underline{\text{NOT}}$ acceptable.
- 3. The Track O Sense should be daisy chained, not radial.

- 4. If an activity LED is on the drive front panel, it is of most value if it turns on when the drive's head is loaded.
- 5. The controller board has its own data separator. Any separator in the drive should be disabled and the Raw Read Data should appear on pin 46.
- 6. The controller board uses soft sectoring. Any sector separator circuitry on the drive should be disabled and the index sense signal should appear on pin 20.
- 7. If present, the Write Protect Sensor should be enabled.
- 8. If present on a double sided drive, the Double Sided Sensor should be enabled.
- 9. If a door lock solenoid is provided, it probably should not be used unless the disk is part of a turnkey system with unsophisticated operators. If it is used, connect it to the Head Load signal so that the door is locked only when the head is loaded.
- 10. Any other radial vs daisy chain options should be set for daisy chain.
- 11. If in doubt about any other options, remember that the disk controller constantly scans the disk drive status at about a lkHz rate (except when actually reading or writing) by selecting the drives one-at-a-time. Thus Drive Select alone should not initiate functions such as head load, stepper power, or light the front panel activity indicator.

INITIAL DISK TEST

The following tests verify that the disk drive operates correctly and that communication between the controller board and disk drive functions properly. (Note: If the customer is certain that the disk drive is in good operating condition and that the cabling is correct (such as from previous experience), this initial disk test may be skipped and the CODOS manual consulted for CODOS installation procedures.)

- 1. With the disk drive (or drives) connected to the K-1013 and powered up, apply power to the computer and enter the Level 1 Disk Test Program listed on page 45. Be sure to put zeroes in locations 0009 and 000A for the initial test. Later, the drive number can be put into location 0009 to test other dirves on the system and the side number can be put into location 000A to test both sides of a double-sided disk drive, if used.
- 2. Insert a blank disk (not the APEX-65 distribution disk!) into drive 0 and start execution at location 4026 which is the random seek test for drive 0. It will first seek to track zero using the Recalibrate command and then do 256 random seeks followed by a seek to track 0. It will then halt with a BRK instruction. Examine location 0000 which will contain 00 if the test executed successfully. Otherwise it will contain an error code which can be used to track down the cause of the difficulty. If additional drives are installed, repeat the test for them by storing the drive number in location 0009. (Note that a 10MS seek speed is used. If the disk drive is rated for faster seeking, the test may be repeated at the faster speed by changing location 4001 to 8F for 8MS, AF for 6MS, or DF for 3MS.)
- 3. Enter the Level 2 Disk Test Program (be sure to keep Level 1 in memory since subroutines in it are used by Level 2). Insert a <u>blank</u> disk into drive 0 and start execution at 415C. The disk will be formatted in CODOS format (that means absolutely erased!). When the program halts with a BRK, examine the error code at location 0000 which should be 10.
- 4. Start execution at 422E. This routine reads all sectors on the formatted disk and will stop on any kind of error. It should run indefinitely with a good quality diskette. If it stops, examine location 0000 which will contain an error code. If a Read Error is indicated (code=23), examine the controller status bytes in locations 0001, 0002, and 0003 to determine the kind of read error (see uPD 765 status bytes description on page 31). Then look at the track number in location 000B and sector number in location 000C. If they are both zero then no sectors have been read and there is a problem in the disk drive or cable and the Troubleshooting section should be consulted. An occasional read error is permissable, particularly on the inside tracks. Typical error rates with disk drives and diskettes rated for double-density operation are one per hour.
- 5. At this point it Is safe to go ahead and install the CODOS Disk Operating System (see the CODOS manual). If desired however, Level 3 of the Disk Test Program may be entered into memory. Start execution at location 4304. The program will first write random data on each sector of the disk and then read it back and check for accuracy against the same random byte stream. The program should stop after about 11 minutes with 30 in location 0000. Anything else indicates an error condition.

PROGRAMMING

Thorough understanding of the following section is not necessary unless the customer wishes to write his own disk handling code. Normally the CODOS Disk Operating System supplied with the K-1013 board performs all of the disk handling functions required. However, special high speed data acquisition applications or utility programs for translating other diskette sector formats into CODOS standard format will require direct programming of the K-1013.

The following discussion is just a summary of the information needed for successful disk hardware programming. Its purpose is to establish an overview and point out the pitfalls discovered during development of the K-1013 and CODOS. Answers to detailed programming questions can be found in the uPD765 Controller Chip Data Sheet on page 27.

K-1013 MEMORY MAP

The K-1013 looks to the using system like two completely independent 8K blocks of memory. Each block may be independently addressed on any 4K boundary. The User RAM block is totally uncommitted in its use and can simply be regarded as an 8K bonus. Note however that the disk controller IC has direct memory access to this block whereas data must be moved by program loops to other memory boards in the user's system.

The 8K of addresses assigned to the System RAM block also includes the I/O registers for the uPD765 chip and the bootstrap ROM. If the beginning of the system RAM is called SYSRAM, then the following chart gives the addresses used in the system RAM:

SYSRAM to SYSRAM+1EFF Read/write memory; can be software write protected.

SYSRAM+1F00 to SYSRAM+1FE7 Bootstrap loader PROM

SYSRAM+1FE8 Read - Hardware Status Read
Write - Hardware Control Write

SYSRAM+1FEA Write-only Set DMA Address

SYSRAM+1FEE Read-only uPD765 Main Status Register

SYSRAM+1FEF Read/Write uPD765 Data Register
SYSRAM+1FF0 to SYSRAM+1FFF Remainder of bootstrap loader PROM

Bootstrap Loader PROM

The Bootstrap Loader PROM is a 256 byte fusible link PROM selected for its small size and low cost compared with erasible PROM's. Eight of the 256 bytes are not available because they are overlayed by I/O register addresses. This PROM is normally supplied by MTU already programmed with a bootstrap loader that will read the CODOS Disk Operating System from disk and jump to it.

Hardware Status Read

Only two bits of the data read from this address are significant. Bit 7, which can be tested with the BMI and BPL 6502 instructions, is a zero if the uPD765 is requesting an interrupt and is a one if not. During DMA operations, this bit must be tested to determine when the operation is complete rather than reading the uPD765 main status register. Bit 6 is connected to the Option Jumper on the K-1013 and is a one if the jumper is installed. This is a read-only register.

Hardware Control Write

Only two bits of the data written to this register are significant. Bit 0 sets the DMA data transfer direction. When set to zero, data flows from K-1013 on-board memory to the disk and when set to one, data flows from the disk to K-1013 on-board memory. This bit must always agree with the read or write command given to the uPD765 for correct data transfer. System reset forces this bit to a zero.

Bit 1 controls write protect of the K-1013 System RAM. When it is zero, normal write operation is allowed. When it is a one, writing into the system RAM by the 6502 is prevented. The setting of this bit has no effect on DMA operations however. System reset forces this bit to a one.

DMA Address Register

This is a write-only register used to specify where in K-1013 on-board memory a DMA transfer to or from the disk is to start. Only the upper 8 bits of the 14 bit DMA address counter may be set by writing to SYSRAM+1FEA, the lower 6 bits will always be cleared to zero. Bits 0-5 of the DMA Address Register correspond exactly to bits 6-11 of the desired DMA address. Bits 6 and 7 of the DMA Address Register should be set according to the table below:

K-1013 RAM BLOCK	BLOCK STARTS ON EVEN 4K BOUNDARY	HALF OF BLOCK	BIT 7	BIT 6
User	Yes	Lower	0	0
User	Yes	Upper	0	1
User	No	Lower	0	1
User	No	Upper	0	0
System	Yes	Lower	1	0
System	Yes	Upper	1	Ì
System	No	Lower	1	1
System	No	Upper	1	0

One may write a subroutine, such as in the diagnostic program listing, to accept the desired DMA starting address and set the DMA Address Register accordingly.

Once set, the DMA address register will increment on every DMA cycle performed by the uPD765 disk controller. Thus if disk sectors are to be read into consecutive memory locations, the DMA Address Register need not be set at the beginning of every sector. Please note however that if the 8K block of K-1013 memory being read into starts on an odd 4K boundary (such as 3000, 5000, 7000, etc.) the DMA address register will not cross the 4K boundary in the middle of the block correctly. Thus if User RAM starts at 5000 for example, the DMA Address Register should not be allowed to count from 5FFF to 6000 because it will do so incorrectly. If the block starts on an even 4K boundary, such as 4000, there is no problem in counting from 4FFF to 5000.

uPD765 Registers

The disk controller chip itself has only two registers. The Main Status Register is a read-only register that the uPD765 uses to tell the disk program what it is expecting and a little bit of information about the status of things. The uPD765 data register is used to send commands to the chip and receive detailed status from it. Operation in DMA mode is expected in which case the data register is not used for disk data. Please note that during a Read, Write, or Format command execution (which normally do DMA), that the program should not read or write any of the uPD765 registers. The reason is that the uPD765 cannot recover fast enough after a DMA cycle to do a CPU cycle correctly.

COMMUNICATING WITH THE uPD765

One of the problems in designing a floppy disk controller is the wide variety of data that must be exchanged with the using system. If a different address was used for each type of data, over a dozen addresses would be required. The uPD765 chip used by the K-1013 approaches this problem by providing a single data "port" and then using an internal counter to direct the data to or from the correct internal register. With such a setup it is imperative that the internal counter be synchronized with the data so that it goes to or from the desired internal registers. The Main Status Register in the uPD765 is used to insure synchronization.

Actually the uPD765 tells the using system what should be done next rather than vice-versa. This is accomplished with two bits in the Main Status Register. Bit 7 is called Request For Master (RQM) and when it is a one, the uPD765 wants the using system to do something. If it is a zero, the uPD765 is busy and the using system must not read or write the data register (unless the non-DMA mode is being used which is not considered here). Bit 6 indicates whether the uPD765 wishes to talk or listen. If it is a zero (and RQM is a one), the uPD765 is prepared to receive a command. If it is a one (and RQM is a one), the uPD765 has one or more status bytes available for reading.

Sending Commands to the uPD765

A command is sent to the uPD765 by first making sure that it is prepared to receive one (Main Status Register bit 7=1, bit 6=0). Then the first byte of the command is written into the data register. This action sets the internal address counter which distributes the remainder of the command bytes. It is important to test bit 7 of the Main Status Register for a one before each byte of the command is sent because of uncertain internal delays in disposing of command bytes. Note that the exact number of bytes defined for each command must be sent to the 765; no fewer and no more. The using system must therefore be cognizant of the number of bytes the command requires because the 765 does not signal when the correct number has been received. When all of the command bytes have been received, the uPD765 starts executing the command and will be busy until the requested action is complete. (See the data sheet for details on simultaneous seek commands.)

Receiving Status from the uPD765

When the command is completed (except for Specify) the uPD765 will turn its Interrupt Request on which can be sensed by reading the K-1013 Hardware Status Register bit 7. If the command was not a Specify, Seek, or Recalibrate, the 765 is now ready to send status bytes back to the using system. The program should test the Main Status Register for bit 7=1 and bit 6=1 before reading each status byte and status bytes must be read until bit 6 returns to a zero indicating readiness for the next command. Note that different commands give different numbers of status bytes and that their meaning depends on the command. The uPD765 will inform the using system when all status bytes have been read by setting Main Status Register bit 6 to a zero. The Specify command does not return any status bytes. The Seek and Recalibrate commands themselves do not return any status bytes either but must be followed by a Sense Interrupt Status command which will return status bytes.

It is convenient to write subroutines to send commands to and receive status from the uPD765. These are called CMDPH and RSLTPH respectively in the diagnostic program listing.

COMMAND SEQUENCE DESCRIPTIONS

The following are very brief descriptions of the commands necessary for basic disk controller programming. Details on these and the very sophisticated search and scan commands may be found in the uPD765 data sheet.

Specify

The specify command is used to establish disk system operating parameters that remain constant. It $\underline{\text{must}}$ be executed $\underline{\text{first}}$ after every system reset. The first byte is the command code which is 03. The high nybble of the second byte is the $\underline{\text{two's complement}}$ of the stepping speed to be used on Seek and Recalibrate commands. Thus a value of A would be used for 6MS stepping (167 steps/second). The low nybble specifies how long the head should remain loaded to the disk after a read or write command completion in 16 MS increments. The maximum value (F or 240MS) is normally recommended. The most significant 7 bits of the third byte specifies the head load time allowed for the disk drive in 2 millisecond increments. 40MS should be adequate for any kind of drive. Note that this is also the time allowed for head settling after a seek before attempting to read or write data. The least significant bit of the third byte is normally a zero which specifies the DMA mode of data transfer. The Specify command is executed immediately, does not generate an interrupt, and returns no status bytes.

Recalibrate

The Recalibrate command is used to position the head on the selected disk drive to track 0 without making an assumption about where it is presently. This should be the second command executed after reset but can also be used as part of an error recovery procedure. The first byte of the Recalibrate command contains the command code of 07. The least significant two bits of the second byte specify the drive number in binary of the drive to be recalibrated. The reamining bits should be zero. After sending the Recalibrate command, the disk controller is able to accept additional Recalibrate or Seek commands for the other drives thus allowing simultaneous seek. For simplicity (and less strain on the disk system power supply) however only one seek at a time should be in process.

When the Recalibrate is complete, the Interrupt Request is raised (Hardware Status Register bit 7=0). The program should respond by sending a Sense Interrupt Status command to the disk controller. This is a one byte command with a code of 04. The disk controller will then respond with 2 status bytes. The first byte tells how the Recalibrate command terminated. For normal termination, bits 6 and 7 will be zeroes. Otherwise an error condition occurred and the Status Register 0 table on the uPD765 data sheet should be consulted. Common errors during Recalibrate include failure to reach track 0 after 77 step pulses and the disk drive becoming not ready during its execution. The second status byte is always 0.

Seek

The Seek command is used to position the head to the desired track for reading or writing. The first byte is the command code which is OF. The least significant bits of the second byte specify the drive number. Bit 2 specifies the head number for two-sided disk drives. The third byte gives the track number to seek to in normal binary code. Execution and completion of the Seek command are the same as with Recalibrate. The second status byte returned by the Sense Interrupt Status command however should be equal to the desired track number.

Read

The Read command is used to read data from the diskette into memory on-board the K-1013 disk controller. If the final destination is on another memory board, a move routine will have to move it there after it is read. Before executing the Read command, the disk head must be on the desired track, the DMA Address Register set to the desired memory address to receive the data, and the DMA direction bit set for write (Hardware Control Register bit 0=1).

Once a Read command is started, the disk controller will continuously read sectors in ascending order until it is stopped by the DMA controller or all of the sectors in the track have been read. Since the DMA controller on the K-1013 does not have a byte count register, the Read command will stop only after the last sector on the track has been read. Fortunately, the Read command itself can specify any number of sectors per track even if it is not the actual number. Thus single sector reads are accomplished by setting the final sector number (EOT) equal to the sector number to read. Although the disk controller will indicate an abnormal command termination, there are no ill effects.

The Read command requires 9 bytes. The first is the command code which also specifies the data density and other information. The normal code of 46 gives double-density, makes no distinction between normal and deleted data address marks, and does not automatically continue a read command from one side to the other on double-sided drives. The second byte specifies the drive number and diskette side in the same format as the Seek command. The third byte must be equal to the track number the head is currently at. The fourth byte is the side number (=0 for single sided drives, 0 or 1 for double-sided drives). The sector number to start reading at is the fifth byte. The sixth byte in conjunction with the ninth byte gives a code for the number of bytes in the sector. For the 256 byte sectors used by CODOS, the sixth byte should be set to 01 and the ninth set to FF. The seventh byte gives the last sector number to read. It should equal the fifth byte to specify a single sector read. The eighth byte gives the gap length between sectors and is normally set to 0E for 26 sectors, 256 bytes/sector, double density.

When the read operation is complete, the controller will request an interrupt and the program should respond by reading status bytes back. (Do <u>not</u> execute a Sense Interrupt Status to get the status.) The first three status bytes (from a total of 7) give an error code. Normal termination in the K-1013 is for the first byte to read 40+4*(head number)+(drive number) which is hex 40 for a single-sided drive 0. The second status byte should read hex 80 and the third should be all zeroes. Anything else indicates some kind of read error and the data sheet should be consulted for the meaning.

Write

In most respects the Write command is identical to the read command. Before executing a write however the DMA direction bit should be set for read (Hardware Control Register bit 0=0). Once a Write command has been started, it will write continuously just like the read command. This is handled in the same way as with the Read command. The normal command code for write is 45 which gives double density and does not continue writing from one side to the other on double-sided disks. The remaining 8 bytes of the command are exactly the same as for the corresponding Read command. Also, execution and the 7 status bytes returned at completion are the same as for Read.

Following the write command a delay of at least 500uS must elapse before attempting to seek. If this delay is not allowed, either the drive will ignore the first step pulse or data on the adjacent track will be damaged by the tunnel erase head which remains energized for 500uS after the write current is turned off.

Format

The Format command is used to erase a disk and write the various address marks necessary to define the sector boundaries. The Format command applies to an entire track although all tracks on a disk need not be formatted the same way. The standard format for CODOS disks is similar to that used on IBM double density systems except that all tracks are double density. This format defines 26 sectors of 256 bytes on each of 77 tracks for a total of 512,512 bytes per diskette side. An alternate format useful for high speed data acquisition (e.g. digital audio) might use 16 sectors of 512 bytes for a total of 630,784 bytes, a 23% increase.

The command code for Format is normally 4D which specifies double density. The second byte specifies the drive and head number as with read and write commands. The third byte is a code for the number of bytes per sector; 01 is used for 256 bytes and 02 is used for 512 bytes. The fourth byte is the number of sectors per track and would normally be 1A hex for 26 decimal sectors per track. The fifth byte gives the gap length between sectors which is normally 36 for double density. The sixth byte is the filler value to which all of the data bytes will be set. CODOS uses EA.

During execution of the Format command, additional formatting data is read from memory via direct memory access. Thus before executing the Format command the DMA direction must be set to read (Hardware Control Register bit 0=0), the DMA address register set, and the formatting data to be described prepared in memory. Each sector to be formatted reads 4 bytes from memory. The first byte must equal the track number that is being formatted. The second byte must equal the side number being formatted (set to 0 for single sided). The third byte gives the sector ID for the sector being formatted. The fourth byte is a code for the sector length and must be equal to the third byte of the command string described above. For formatting 26 sectors then, 4*26 or 104 bytes of formatting data will have to be set up in memory.

Note that the sectors need not be sequentially numbered around the track and each track can be different thus allowing optimized numbering for faster throughput when the disk is later read or written. CODOS format takes advantage of this and uses alternate numbering and staggering from track to track to attain an average throughput of about 20K bytes per second when reading sequential data from disk such as when loading a program. The exact format is described in the CODOS manual.

When the entire track has been formatted (as signalled by the second occurance of the index hole), an interrupt is generated and 7 status bytes may be read. Normal termination is for the first status byte to read 4*(side number)+(drive number) and the second and third status bytes to read zero. As with the Write command, a delay of at least 500uS must elapse before issuing a Seek to the next track so that tunnel erase is completed.

JUMPER OPTIONS

In order to accomodate a variety of system configurations, the K-1013 Disk Controller board has a number of jumper options. In order to simplify, or possibly eliminate, the task of configuring the board for the user's system, the board is shipped with a "standard" jumper configuration that should be suitable for the largest number of users. This standard configuration is listed on page 1 and is also designated with an * in the jumper option tables in this section. There are three classes of jumpers: address selection, system characteristics, and disk characteristics. Each of these will be described in detail in the following paragraphs.

ADDRESS SELECTION JUMPERS

To the using system, the K-1013 Disk Controller looks like 16K bytes of memory. This 16K is actually broken down into two completely independent 8K blocks. One of these blocks, which is called User RAM, is totally free for use as 8K of read/write memory. The other block, which is called System RAM, consists of 7.8K of read/write memory, 248 bytes of read-only memory, and the various I/O port registers associated with the disk controller chip (see the Programming section). This block is normally used to hold the CODOS Disk Operating System although it too can be successfully used as memory if its write protect flip-flop is turned off.

Each block has its own set of address selection jumpers which are small staple-shaped pieces of wire with white insulation and chisel pointed ends. They may be repeatedly plugged into and removed from the jumper sockets without harm. There should be enough jumpers supplied with the board to support any desired reconfiguration. Alternatively, DIP switches may be installed if frequent reconfiguration is anticipated. All address selection jumpers are installed in the socket labelled U27 (see the assembly diagram on page 64).

ADDRESS RANGE	SYSTEM RAM JUMP	ERS	USER RA	M JUMPE	RS
0000 - 1FFF		8-9			4-13
1000 - 2FFF	7-10			3-14	690
2000 - 3FFF	7-10	8-9		3 - 14	4-13
3000 - 4FFF	6-11		2-15		
4000 - 5FFF	6-11	8-9	2 - 15	*	4-13 *
5000 - 6FFF	6-11 7-10		2-15	3-14	
6000 - 7FFF	6-11 7-10	8-9	2-15	3-14	4-13
7000 - 8FFF	5-12		1-16		
8000 - 9FFF	5-12 *	8-9 *	1-16		4-13
9000 - AFFF	5-12 7-10		1-16	3-14	
A000 - BFFF	5-12 7-10	8-9	1-16	3-14	4-13
BOOO - CFFF	5-12 6-11		1-16 2-15		
COOO - DFFF	5-12 6-11	8-9	1-16 2-15		4-13
D000 - EFFF	5-12 6-11 7-10	100 E-5	1-16 2-15	3-14	
E000 - FFFF	5-12 6-11 7-10	8-9	1-16 2-15	3-14	4-13

^{*} Indicates standard jumper installed at the factory.

SYSTEM CHARACTERISTICS JUMPERS

The Vector Fetch Enable jumper is placed between U47 pins 4 and 13 and only has an effect in a KIM-1 system. When installed, the Reset, IRQ, and NMI vectors will be in the KIM monitor ROM as usual. When removed, the vectors refer to the ROM on board the K-1013 (provided that the System RAM is jumpered for E000-FFFF) and thus provides for automatic system loading in KIM-1 systems. SYM-1, AIM-65, and PET systems normally have their own monitor ROM in the vector area of memory and thus Reset will always enter their respective monitors. This jumper is normally installed.

The IRQ Enable jumper is placed between U47 pins 8 and 9. When installed, an interrupt request from the disk controller chip will be wire-ored with other interrupt sources in the system and cause an IRQ sequence in the 6502 to occur if the 6502 Interrupt Disable bit is turned off. The disk controller may be identified as the source of the interrupt by polling the Hardware Status Register on the K-1013 (see Programming section). When this jumper is in place, there is no way to disable interrupts from the disk controller without disabling all IRQ interrupts in the system. The CODOS Disk Operating System does not require interrupts to function and this jumper is normally removed.

The IPL option jumper is placed between U47 pins 6 and 11. Its only function is to set bit 6 in the K-1013 Hardware Status Register to a one if present. It is normally used to inform the Initial Program Load ROM that standard density (as opposed to double density) is being used in the system. This jumper is normally removed which signals double-density operation to the IPL program.

DISK CHARACTERISTICS JUMPERS

The Write Precompensation jumpers are used to control the amount of write precompensation used in double-density operation. These jumpers have no effect on standard density operation but one must be present for the write circuitry to function. 125NS is normally chosen for 8 inch disks and 250NS for 5 inch disks. In some cases with older drives not rated for double density, better results are obtained with 250NS for 8 inch and 500NS for 5 inch.

* U41-1 to U41-16 125NS U41-2 to U41-15 500NS U41-3 to U41-14 250NS

The Force 2-Sided jumper is used force the Two Side Sense input to the disk controller chip to a logic one. This in turn sets bit 3 of status register 3 to a one which indicates that a two-sided drive and diskette are present in the system. Its practical function is to allow the use of both sides of single-sided diskettes in two-sided drives (note however that single-sided diskettes are only certified on one side). True 2-sided diskettes have the aperture for the index sensor in a different location so that two-sided drives can sense when two-sided diskettes are being used. This jumper is normally removed.

The Write Clock jumper selects between 8 inch and 5 inch drives. This is not a pluggable jumper; rather it is an etch cut and a soldered-in jumper. The K-1013 is shipped with the write clock set for 8 inch disks. To use 5 inch disks, the line between J1 and J2 must be cut and then a jumper placed between the two J1 points and another placed between the J2 points. Note also that for operation with 5 inch drives that 470pF 5% polystyrene capacitors must be installed at C90, C92, and C94, 1000pF 10% at C86 and .01uF 10% at C96. Also the data separator adjustments should be performed as described in the Adjustment Procedure section.

DISK DRIVE CHARACTERISTICS

The K-1013 Floppy Disk Controller is designed to mate directly with Shugart compatible 8 inch drives. However because of its low cost and unbundled marketing technique, many customers may want to use incompatible drives that they have available. This is indeed possible and MTU has successfully operated a Qume Datatrak 8, a Calcomp model 142 and a Pertec FD400 with the controller. Minifloppies have not been tried but they too should be relatively easy to adapt (be sure to add the 5 capacitors and move the write clock jumper on the K-1013 to slow it down for minifloppy operation).

Fortunately all 8 inch floppy disk drives are very similar in their construction and operation. The major differences are power requirements, signal polarity, and cable connector used. While it may be possible to hack away at the K-1013 to resolve differences in signal polarity, it is strongly recommended that an adaptor board be constructed that makes the drive look Shugart compatible. Typically the board will be quite small containing only two or three connectors and a couple of IC's. In most cases it can simply be plugged into the incompatible drive's signal connector and then a standard cable plugged into the Shugart compatible connector. This technique would then allow mixing of different drive types in the same system.

In the following sections, each of the signals typically found in a floppy disk drive will be discussed giving the range of variations encountered by the author. Then a simple circuit to convert that signal to/from Shugart compatibility will be given where appropriate.

DRIVE SELECT

A Shugart compatible disk drive is intended to be used on a "disk bus" with up to 4 drives attached. When a drive sees its DRIVE SELECT signal go low, it places its status on the bus and receives its commands, if any, from the bus. When its DRIVE SELECT is high, the drive does absolutely nothing. Actually there are 4 DRIVE SELECT lines in the cable, one for each drive. In a Shugart compatible drive there is a jumper that selects which of the 4 lines a particular drive is to respond to and an adaptor board should be built the same way with a jumper socket or dipswitch. If the drive to be used only busses some of the signals or even none of them, high current open-collector bus drivers such as an 88xx should be used on the adaptor. If only a couple of signals are not set up for bussed operation, such as Ready or Head Load, then open collector power gates, such as the 7438, can be used instead. Remember that the 220 ohm pullup to +5 volts at the K-1013 and most disk drives requires a sink current capability of at least 24MA which is beyond the spec limits for standard TTL.


DRIVE MOTOR POWER

Virtually all 8 inch disk drives run the drive motors as long as AC power is applied. In drives that use a DC motor (such as the Pertec and most 5 inch drives), the motor will have to be wired so that it runs continuously since there is no signal for turning the motor on and off. If a door switch is available, it may be convenient to wire it so that the motor is on only when the door is closed.

STEPPER MOTOR POWER

Like drive motor power, the stepper motor generally has to be powered continuously. Some drives internally sense seek pulses and power up the motor for the duration of the seek. This could be simulated on the adaptor board with a retriggerable single-shot set for 50MS or so. It is <u>not</u> acceptable to use $\overline{\text{DRIVE SELECT}}$ to control the stepper power since the 1kHz scanning of the K-1013 will cause a high pitched squeal and possible motor overheating.

In a Shugart compatible drive, two lines are used to control seeking, The $\overline{\text{STEP}}$ $\underline{\text{line pulses low to make the}}$ drive seek to the adjacent track. The state of the $\overline{\text{STEP IN}}$ line during the $\overline{\text{STEP}}$ pulse determines the direction of seek. When $\overline{\text{STEP IN}}$ is low, the stepping will be in toward the center of the disk. Many drives have signals called $\overline{\text{STEP IN}}$ and $\overline{\text{STEP OUT}}$. Pulsing the $\overline{\text{STEP IN}}$ $\underline{\text{line will}}$ cause seeking toward the center (higher numbered tracks) and pulsing the $\overline{\text{STEP OUT}}$ line will cause seeking toward the periphery. The circuit below can be used to convert the step and direction format to the step-in-step-out format:



LOW CURRENT


The current fed to the head during writing must be reduced on tracks 43 and higher. Only the polarity of this signal should cause trouble. The K-1013 provides a low logic level on this line for track 43 and greater and a high level for track 42 and less. Some drives sense the head position internally and therefore do not need this signal. Others simply ignore it.

READ DATA, WRITE DATA


There should be no problem with these signals. All drives that have been seen expect low-going pulses on the WRITE DATA line to generate flux reversals and give back low-going pulses on the READ DATA line to mark flux reversals read. If separated data and clock are available, ignore them; the K-1013 expects raw data (clocks and data mixed).

The K-1013 uses a soft sectored disk format. Accordingly it expects to see a single pulse on the INDEX line for every rotation of the disk. Actually the index is only used during the Format command and as a timeout signal to terminate commands when the desired sector cannot be found. If the disk drive has a separated Index and Sector output, the Sector output will normally have the correct signal when a soft-sectored disk is inserted (only one hold punched in the media).

The circuit below can be added to a disk drive (even if it is Shugart compatible) to allow the use of either hard or soft sectored diskettes. This might be useful if one has a large inventory of hard sectored diskettes and no other use for them. Be aware that the circuit only makes the Index pulse compatible, hard sectored formats cannot be read or written by the K-1013.



Most disk drives have a circuit that senses when a diskette is inserted and is up to proper rotational speed. This is normally done with a retriggerable single shot that looks at the index pulses and requires that they have a minimum frequency for a period of time before Ready status is generated. Having a proper Ready signal prevents the K-1013 from becoming "hung up" when trying to read from a drive that is not generating index pulses. Two different Ready circuits are given below. The one on the left may be used with drives that have a door closed switch. The one on the right is more sophisticated and may be used with any drive.




FAULT SENSE AND RESET

Some drives have what is known as a "write fault sensor" which is intended to detect failures in the internal write logic of the drive. If one of the defined fault conditions is detected a flip-flop is set which prevents further use of the drive. Over the years users have found this feature of limited usefullness and Shugart drives do not have the feature. If your drive has a write fault circuit, just ignore it if possible. If absolutely necessary, two of the unused signal lines in the cable can be assigned and the FAULT SENSE and FAULT RESET signals on the K-1013 wired over to them.

ERASE ENABLE

Every floppy disk drive has an "erase" head mounted behind the read/write head. Its function is to trim away the edges of the written track so that slight amounts of misalignment do not affect readback signal amplitude. When writing new data in a sector it is desirable to trim only the data written. Thus because of the physical displacement of the erase head with respect to the read/write head, application and removal of current to the erase head must lag the application and removal of write current. Most disk drives have the necessary delay circuitry built-in but a couple on the market do not. The IBM diskette format standard in conjunction with standard read/write head geometry requires that erase current application be delayed 200uS from write current application and that erase current removal be delayed 475uS from write current application and that erase current removal be delayed 475uS from write current removal. The circuit below can be used to perform this function for drives that need an ERASE ENABLE signal. Adjustment is performed by setting Rl for a 475uS trailing edge delay first and then R2 for a 200uS leading edge delay. WRITE ENABLE pulse widths must be at least 5MS and separated by 5MS for this circuit to work properly.



PRINCIPLES OF OPERATION

The K-1013 Disk Controller is basically a 16K memory board with a disk controller IC, direct memory access logic, TTL registers, and 256 bytes of PROM added. In operation it is synchronized to the 6502 bus cycle which is expected to be 1.0MHz to close tolerances. Although there are a lot of parts on the board, its operation is straightforward. In addition to the digital logic, there is a small amount of analog circuitry in the clock generator and data seperator. There should be enough information in this section to allow an experienced technician to understand the board's operation and make repairs and adjustments.

Page 65 shows a block diagram of the K-1013 Disk Controller board. Data are exchanged among the various elements of the board via a central bidirectional data bus. Because of the two-phase bus cycle of the 6502, this internal bus can be devoted to internal operations such as direct memory access and memory refreshing during Phase 1 and then turned over to the 6502 (if the board is addressed) during Phase 2. The memory IC's and the uPD765 disk controller IC are therefore operated at a 2mHz cycle rate which these modern devices handle quite well. The address bus is unidirectional being simply a buffered version of the 6502 address bus and two levels of multiplexors are used to select addresses from one of three sources for the RAM chips themselves.

ADDRESS RECOGNIZER

Because of the large number of different address ranges to be decoded and flexible address jumpering, a fairly large amount of logic located at the right side of page 1 of the schematics is devoted to address recognition. All 16 address lines are first buffered by U1 and U2 which are low power non-inverting octal buffers to produce LOC ABO through LOC ABI5. U29-6 in conjunction with inverters at its input produces KIM DEC ENAB for KIM-1 systems which goes low when addresses in the range of 0000 through 1FFF are on the address bus. U8-8 detects addresses in the range of FF00 - FFFF and generates KIM VECT FETCH when they are seen. Germanium diode D4 in series with its output simulates the open-collector output which is needed. The Vector Fetch Enab jumper between U47-4 and U47-13 allows this signal onto the bus when it is inserted.

The first level of address decoding determines whether the User RAM block or the System RAM block is addressed, if either. This is accomplished with two completely separate circuits. A block recognizer operates by taking the 4 most significant address lines and then adding a 4 bit constant to them with a 4 bit adder. When the sum is either E or F, the recognizer is satisfied. The value of the constant is determined by 4 jumpers which in turn determine the 8K range on 4K boundaries that the recognizer will respond to. U28 in conjunction with U29-8 recognizes addresses intended for the User RAM block while U18 in conjunction with U29-12 recognizes System RAM addresses. Test points are provided for USRRAM ADRD and SYSRAM ADRD to facilitate troubleshooting. U39-8 logically OR's the two signals together to produce a board addressed signal.

U17-8 determines if the on-board PROM might be addressed by looking for an F from the System RAM adder (U18) and LOC AB8 through LOC AB11 to be all ones. U7-8 looks for addresses between xxE8 and xxEF which are candidates for the various I/O registers on the K-1013. U38-12 makes the final decision about whether a System RAM address actually referrs to RAM by requiring that SYSRAM ADRD be true and that the output from U17-8 be false. U38-6 makes the final decision about PROM addresses by requiring that SYSRAM ADRD be true, U17-8 be true, and U7-8 be false. U38-8 makes the final decision about I/O addresses by requiring SYSRAM ADRD be true, U17-8 be true, and U7-8 be true, u17-8 be true, and U7-8 be true, u17-8 be true, and u17-8 be true, u17-8 be true, and u17-8 be true, u17-8 be true, and u17-8 be true, u18-8 u19-8 u

DATA BUS BUFFERS

The data bus is buffered by two octal buffers, U3 and U9. If something on the board is addressed and the 6502 is performing a Read cycle (6502 R/W high), U9 is activated during PHASE 2 to drive the 6502 data bus with read data. If something on the board is addressed and the 6502 is performing a Write cycle (6502 R/W low), U3 is activated during PHASE 2 to drive the internal K-1013 data bus (LOC DBO - LOC DB7) with write data. Neither buffer is activated during PHASE 1 in order to reduce noise generation.

HARDWARE CONTROL REGISTER

The Hardware Control Register is in the middle of schematic page 2 and consists of two flip-flops. These are wired up as a D-type register and are clocked by the trailing edge of CNTL WRT which is activated when address 1FE8 in the System RAM is written to. LOC DBO is written into the bottom flip-flop which controls the direction of DMA data transfers. LOC DB1 is written into the top flip-flop which allows or inhibits writing into the System RAM by the 6502. Reset from the bus is connected to both flip-flops in order to put them into a known state (DMA mode=read, System RAM write disabled) at power-up.

HARDWARE STATUS REGISTER

The Hardware Status Register is at the top left corner of schematic page 3. It consists simply of two tri-state buffers which gate data onto LOC DB6 and LOC DB7 when activated by STATUS READ which in turn responds to read cycles from address IFE8 in the System RAM. The Interrupt Request line from the uPD765 floppy chip is gated onto LOC DB7. A pluggable jumper determines the logic level gated onto LOC DB6.

DMA ADDRESS COUNTER

The DMA address counter is in the center of schematic page 4. It is a 14 bit counter with the least significant 6 bits being U22 which is an asynchronous clearable counter and the most significant 8 bits being U33 and U43 which are 4 bit synchronous loadable counters. Only 14 bits of counter are necessary because there is only 16K of on-board memory to address.

Normally the counters are set up to count pulses seen on the DMA CYC line. When the most significant bit of the asychronous counter makes a 1-to-0 transition, it is coupled through C77 and U62-6 to clock the synchronous counters which are set up for counting. However when the address decoder generates DMA CNT LD, the asynchronous counters are cleared and the synchronous counters are loaded from LOC DBO - LOC DB7. The delay network formed by R15 and C58 insures that the counters are kept in the Load Enable state long enough after clocking to load properly. U62-6 functions as an OR gate so that the synchronous counters are clocked either by DMA CNT LD or by a carry out from the asychronous counters.

IPL PROM

The IPL ROM is at the left center of schematic page 4. It is activated during read cycles when ROM CSl is true by virtue of its two chip select inputs. Its 8 address inputs are connected directly to LOC ABO - LOC AB7 for addressing of its 256 bytes. The 8 tri-state outputs are connected directly to the on-board LOC DB bus. A type 6309 (or equivalent) 256 word by 8 bit fusible link PROM is used. Note that locations E8-EF cannot be read from the PROM because the address decoder overlays them with I/O register addresses.

uPD765 FLOPPY DISK CHIP ADDRESSING

The uPD765 Floppy DIsk Controller IC is located at the upper left corner of schematic page 3. It has only two internal registers that must be addressed. LOC ABO is used to distinguish between the Main Status Register and the Data Register. The uPD765 has separate RD and WR inputs which are used to strobe data from and into internal registers respectively. The driving signals, FDC RD and FDC WRT are generated by the DMA logic which simply OR's DMA access to the uPD765 with outputs from the address decoder for 6502 access. Its bidirectional data bus is simply tied to the on-board LOC DB bus.

TIMING GENERATOR

The timing generator is at the left side of schematic page 2. All timing is generated by counting down an 8mHz clock and then decoding the count in various ways to insure that accurate timing is always generated. The timing diagram on page XX may be consulted for detailed timing relationships.

The timing generator is synchronized to the trailing edge of 6502 PHASE 2 by means of a phase-locked loop which is at the bottom left of the drawing. U57-8 is a simple Schmidt trigger oscillator with a nominal frequency (which can be adjusted with R27) of 8MHz. By connecting R30 to the R-C node, the frequency can be controlled by the application of a DC voltage to its free end. Although the linear control range is only 20% or so, it is ample for locking onto the crystal controlled system clock. The 8MHz output at U57-8 is normally assymetrical (35% high, 65% low) and goes to a number of places including the synchronous 4 bit counter, U21. U31-6 decodes the counter status to produce a low-going signal with duty cycle of 25% at a frequency of 1MHz. This is the comparison signal for the phase comparator. 6502 PHASE 2 is the reference signal and U50 is used as a phase comparator. The output of the phase comparator simply floats for 3/4 of each luS cycle since it is actually a tri-state gate. When it is enabled by U31-6, the output first goes high (since when locked 6502 PHASE 2 would be high), then goes low when 6502 PHASE 2 terminates, and then floats when disabled by U31-6. The ratio of high-to-low time of this signal is averaged by lowpass filter R31, C84, and R29 which is then the control voltage to the 8MHz oscillator.

Normally the trailing edge of 6502 PHASE 2 occurrs midway in the "window" defined by the output of U31-6. Locking action can be understood by considering what would happen if 6502 PHASE 2 terminated later in the window, i.e., slowed down slightly. The output of the phase comparator would then be high for a longer time and low for a shorter time thus raising the averaged control voltage. Since a higher control voltage slows down the oscillator, the window frequency would decrease to match the input. The converse would occur if 6502 PHASE 2 should speed up. R27 can be adjusted to center the trailing edge of 6502 PHASE 2 in the window for accurate timing. This circuit has been found to be highly reliable and is in fact used on virtually all MTU bus interface products to provide a phase locked high frequency clock for timing generation.

The most critical timing signals needed are those that operate the 16K dynamic RAM chips. U42-6 and both halves of U32 are set up as a 3 bit shift register delay line to generate the RAS, address swap, and CAS sequence needed by the memories. A memory cycle is started if MEM CYC ENAB is true when bit 1 of the 4 bit timing counter is low and a positive edge of 8 MHZ CLOCK is seen. U42-6 then goes low generating RAS which starts the timing chain for the memory cycle. The next negative edge of 8 MHZ CLOCK flips U32-6 which through the memory address multiplexor, switches from row address to column address. Finally, the next positive edge of 8 MHZ CLOCK after the address is switched generates CAS which latches the column address in the RAM chip and activates the RAM I/O circuitry. At the end of the memory cycle, U42-6 is jammed back high by U20-8 and U32-6 and U31-10 follows later in preparation for another memory cycle.

The uPD765 Floppy Disk Controller IC requires a Write Clock signal that is exactly twice the bit rate to the floppy disk and is 250NS wide independent of its frequency. U5-10 acts as a fifth counter bit on the timing generator and in conjunction with U31-3 and U11-6 produce FDC WRT CLK at a frequency of 1.0MHz, .5MHz, or .25MHz depending on the disk type and recording density. With the J1 and J2 jumper set for standard 8" disks, FDC WRT CLK will be .5MHz if MFM MODE is a logic one and will be 1.0MHz if MFM MODE is a logic zero, With the J1 and J2 jumpers set for mini disk operation, both frequencies are divided by two for .25MHz and .5MHz respectively. The pulse width in all cases is 250NS.

Zll produces a .5uS pulse every 4uS which triggers a refresh cycle for the memory chips. However, if a DMA cycle is in progress the refresh cycle is omitted until the next 4uS period. There is no chance that DMA will lock out refreshing however because the maximum data rate to or from the disk is every 16uS. Even if every DMA cycle preempted a refresh cycle, the refresh rate would only drop from 128 cycles per .5MS to 128 cycles per .62MS.

MEMORY CYCLE CONTROL

The Memory Cycle control circuitry is at the top right of schematic page 2. Its main function is to determine if a memory cycle is needed during PHASE 1 and if so, whether it is a DMA cycle involving the uPD765 chip or a refresh cycle. It also distinguishes between read and write cycles based on the setting of the DMA WRITE and WRITE PROT flip-flops. A DMA control chip, such as an 8257, was not used because it is too slow to control .5uS memory cycles.

U42-10 is used to synchronize DMA requests from the uPD765 to memory cycle oppertunities during PHASE 1. When U42-10 is set, it sends an acknowledge back to the uPD765 (FDC DACK) which then drops its request. The request is dropped soon enough so that two DMA cycles are not taken. U52-11 logically AND's the DMA flipflop with CNTC (which is approximately the same as PHASE 1) and generates DMA CYC and DMA CYC through inverter U53-12. If the DMA mode is read, U52-3 will generate a write pulse coincident with DMA CYC for the uPD765 which is OR'ed with write pulses from the 6502 in U62-3. If the DMA mode is write, U52-6 will generate a read pulse which is OR'ed with reade pulses from the 6502 in U62-11. The delay network consisting of R52 and C98 prevents possible overlap of the uPD765 driving the LOC DB bus before the RAM chips have stopped driving it.

Considerable logic is required to generate RAM WE only when needed. U52-8 requests the generation of RAM WE during all DMA cycles when the DMA mode is write. U30-6 requests RAM WE when the System RAM is addressed by the 6502, a 6502 write cycle is in progress, and the Write Protect is off. CNTC is factored in to include only 6502 cycles during PHASE 2. U20-6 requests RAM WE when the User RAM is addressed by the 6502 and a 6502 write cycle is in progress. All of these requests are OR'ed together in U20-12. The result is AND'ed with RAS to produce a properly timed RAM WE pulse for the RAM chips.

The circuitry at the top right of schematic page 1 also controls memory cycles. U30-8 OR's cycle requests from 4 different sources to produce MEM CYC ENAB which then triggers the timing generator to execute a memory cycle. Two of the sources, DMA CYC and REF CYC have already been covered. The third source is User RAM Addressed and the fourth is System RAM Addressed AND'ed with PROM not addressed.

REFRESH ADDRESS COUNTER

The refresh address counter is at the bottom left corner of page 4. <u>It is</u> simply an 8 bit asynchronous counter that counts up on the trailing edge of REF CYC pulses. The eighth bit is not needed to refresh 16K RAM chips.

MEMORY ADDRESS MULTIPLEXOR

The Memory Address Multiplexor is at the bottom right of schematic page 4. It is actually a two-level multiplexor and simultaneously performs address selection from 3 different sources and row/column multiplexing for the RAM chips. Ul3 and U23 form the first multiplex level which selects between the refresh address and the low 7 bits of the DMA address. Note that the high 7 bits of the DMA address will actually be the high 7 bits of the refresh address but these address bits are ignored during refresh cycles.

The output of the first level multiplexor along with the upper 7 DMA address bits and all 14 of the 6502 address bits enters a 4 input 7 bit multiplexor made from U14, U24, U34, and U44. One of the select inputs to this multiplexor selects between 6502 address and DMA/refresh address under the control of CNTC. Thus the 6502 address is selected during PHASE 2 and the DMA/refresh address is selected during PHASE 1. (Actually there is some timing skew because CNTC is not the exact inverse of PHASE 2.) The other select input is connected to the MUX ROW/COL output of the timing generator which selects between the lower 7 address bits (row address) and upper 7 address bits (column address) at the proper point in the memory cycle. Since only 8 type 4116 RAM's are being driven, the bare outputs of the 74LS153's in the multiplexor are sufficient to drive the address inputs.

MEMORY ARRAY

The actual memory matrix is at the top of schematic page 4. All lines to the memory chips except data input and data output are simply wired in parallel. One .luF capacitor per chip on both the +12 and -5 power supply busses and a gridded ground network on the board minimize noise generation. Since "early write" timing is used on the RAM's, their data input and data output lines can simply be connected to the on-board bidirectional LOC DB bus.

FLOPPY DISK INTERFACE

Unfortunately the inputs and outputs of the uPD765 Floppy Disk Controller IC cannot be simply connected to a floppy disk drive. Instead, most signals must be buffered and some must be multiplexed because of pin count limitations of the uPD765. In a system with several disk drives, all are parallel bussed and only one at a time is selected by the K-1013 for operation. U61 is a decoder that accepts the two Unit Select outputs of the uPD765 and pulls one of the DRV SEL lines low in response. The drive responds by sending status back to the K-1013 and accepting commands, if any, from the K-1013. Except during read and write operations, all 4 drives (even if they are not installed) and being scanned at a lKHz rate for status changes.

Four of the uPD765 pins are multiplexed to give the effect of 8 in two groups of 4. The signals that are multiplexed have been chosen so that 4 of them are significant only during read/write operations and the other 4 are significant only during seeking and idle periods. A signal from the uPD765 called RW/SEEK determines which group is active. The signals within a group are further divided into 2 input signals (drive to uPD765) and 2 output signals. Quad tri-state inverters U50 and U59 are appropriately wired to do the necessary multiplexing and demultiplexing with high output drive capability. The 4 input signals that are multiplexed are WRITE PROT, TRACK 00, 2-SIDE SENSE, and FAULT SENSE. The latter signal is not normally present on Shugart compatible drives so it simply goes to a pad on the K-1013. The 4 output signals that are multiplexed are LOW CURRENT, STEP, STEP IN, and FAULT RESET. Like FAULT SENSE, FAULT RESET simply goes to a pad. The READY status from the disk drive is not multiplexed and is simply inverted by U51-8 before going to the uPD765. INDEX is likewise inverted by U51-10 and sent directly to the uPD765.

Three outputs from the uPD765 are buffered and sent to the disk drive. These are HDL (HeaD Load), HD (HeaD select for double-sided drives), and WE (Write Enable). The interrupt request output goes to the Hardware Status gate (U59), and also through open-collector inverter U60 to the 6502 IRQ bus line if the IRQ ENAB jumper is installed. The 8MHz clock input to the uPD765 is buffered and given an appropriate duty cycle by U51-6. Pullup resistor R52 gives the somewhat higher logic 1 level required by the uPD765.

WRITE PRECOMPENSATION

During readback of double-density data from diskette, the recorded pulses experience a predictable shift away from their ideal positions in time which make data decoding errors more likely. This tendency may be counteracted by shifting the pulses in the opposite direction when written which is called <u>precompensation</u>. The uPD765 internally computes whether a pulse should be written early, on-time, or late and supplies this information on the PSO and PSI lines to the write logic.

U48 is connected as a 3 bit shift register which shifts the FDC WRT DATA output of the uPD765 at a rate determined by the PRECOMP jumper currently in use. Thus the A, B, and C outputs of the register represent early, on-time, and late pulse timing respectively. Multiplexor U58 selects one of these pulses under control of PSO and PSI and sends the result through U60-12 for buffering to the disk drive.

DATA SEPARATOR

More than any other portion of a disk controller the data separator determines the overall reliability of the disk system. Not supprisingly, it is also the most difficult circuit to design. The data separator used on the K-1013 is a true analog phase locked loop with none of the time quantization error found in digital phase locked loops.

Actually the uPD765 does the separation of data pulses from clock pulses internally but it must have a clock input (called FDC DATA WINDOW) synchronized to the pulse stream to function. This clock input is a square wave phased to the pulse stream such that pulses occur near the center of half-cycles of the clock. Internally the uPD765 simply registers whether a pulse occurred during a half-cycle or not and the data is separated based on the pattern of pulse-no pulse seen. If a pulse occurred for every half-cycle of the clock, then any of a variety of integrated circuit phase locked loops could be used. Unfortunately they all fail when presented with inputs having "missing" pulses.

Since the goal is to adjust the frequency of the clock so that pulses occurr midway in its half-cycles, a phase comparator based on the difference between the actual position of the pulse and its ideal position can be constructed. If a pulse is missing during a half-cycle, the frequency of the clock should be left alone. In order to distinguish ahead of time the difference between a very late pulse and a missing one, the input pulses need to be delayed by 1/2 of the window width. This is accomplished by U64-13 which produces a 1.0uS output for single density tracking and U64-5 which produces a .5uS output for double density frequency tracking. Both pulse widths may be doubled for mini floppy applications by adding C90 and C92.

The timing diagram on page 40 tells better than words how the phase comparator works. Basically, flip-flop U55-7 is turned on by the data pulse if it is early and turned off at the center point of the window. Thus its on-time is proportional to how early the pulse is. If the pulse is late instead, U55-10 instead turns on at the center point and turns off when the pulse actually appears giving a pulse width proportional to how late the pulse was. If there was no pulse at all (single-shot not triggered), then neither flip-flop is turned on and no frequency adjustment is made.

C97 acts as an integrator (type of low-pass filter) for the early and late pulses from the U55 flip-flops. R26 and C87 "shapes" the response of the filter to prevent excessive overshoot when the loop is locking up. When not disturbed (no pulses within the window), it will retain its charge and thus specify a constant frequency from the voltage controlled oscillator. R51 and R25 do however very gradually pull C97 to +2.5 volts and the oscillator to a "center frequency" value when pulses are absent for long periods. If U55-7 momentarily goes low because a pulse arrived early, D6 becomes reverse biased which allows some of the charge on C97 to go to ground through D7 and R23. This causes a slight reduction in voltage on C97 which will speed up the oscillator to counteract the early pulse. Conversely, if U55-10 goes high because of a late pulse, some charge is added to C97 through D8 and R24 which slows down the oscillator.

Q1, R50, Q2, and R48 form a simple unity gain buffer amplifier to match the high impedance level at the base of Q1 to the low impedance level at the control voltage input to the oscillator. The complementary NPN and PNP transistors reduce the input-to-output offset voltage of the amplifier to about 100MV. U56-8, R49, R46, and C95 form a Schmidt trigger oscillator which is made voltage-controlled by the addition of R47. The nominal frequency of the oscillator is 2MHz which can be adjusted with R49. It is important that the other half of U56 only be used in circuitry that is synchronous to the oscillator.

U54 is used as a 1 bit counter followed by a two bit counter. The single/double density signal from the uPD765 selects either the 1MHz output of the first counter for single density or the 2MHz output of the oscillator for double density. This is accomplished with AND-OR-INVERT gate U63-6 which is wired up as a simple 2 input multiplexor. The output of the 2 bit counter is the actual window signal to the disk controller while the B output is used to establish the center point of the window for use by the phase comparator. U63-8 selects either the 1.0uS single-shot output for single-density or the .5uS single shot for double-density. C66, R16, and R17 convert the wide data pulses from the disk drive into very narrow pulses for the disk controller and phase comparator. Since the entire pulse must be within the data window, narrow pulses are preferred for maximum tolerance of pulse position deviation without error.

POWER SUPPLY


The on-board power supply is at the bottom right corner of schematic page 2. Positive 5 volts for the board logic is derived from the unregulated +8 input by VR2 which is a 1 amp 5 volt IC regulator. Cll prevents oscillation and numerous .05uF bypass capacitors maintain regulation during transient current drains. Positive 12 volts for the memory IC's is provided by VR1. C7 suppresses oscillation and provides the addition filtering needed by MTU K-series power supplies on their 16 volt unregulated outputs. C10 absorbs the large current transients typical of dynamic memories. Negative 5 volts for the memory chips is provided by a charge pump circuit consisting of C9, D2, D3, and C8. The circuit is driven from a 12 volt amplitude 1MHz square wave provided by open-collector inverter U60-8 and R6. Shunt regulator D1 limits the negative voltage to -5 volts and in so doing limits the swing at U60-4 to about 6 volts. D1 also prevents the -5 bus from becoming substantially positive during component failure and thus prevents possible damage to the memory chips.

ADJUSTMENT PROCEDURE

Four adjustments are provided on the K-1013 to optimize performance. All are normally made at the factory and the trim pots are sealed with a black adhesive dot. If after troubleshooting or replacing components readjustment is required, please read the appropriate sections. An oscilloscope is required to make the adjustments accurately. A 10MHz DC coupled triggered sweep scope is adequate.

8 MHZ CLOCK (BUS SYNC)

All timing is derived from the 1.0MHz system PHASE 2 clock via a times 8 phase locked frequency multiplier. With the K-1013 in the system receiving PHASE 2 and powered up, connect the scope to TP13 at the top left corner of the board. One should see a doublet pulse as pictured below with a repetition rate of lMHz. If an unsynchronized mess is seen or the positive and negative portions of the pulse are not of equal width, rotate R27 until the proper waveform is seen. Double-check the frequency to be certain that the loop has not locked on a subharmonic.



DATA SEPARATOR SINGLE-SHOTS

To adjust the single-shots, first disconnect the disk drives and jumper U5-10 to pin 46 on the disk cable connector (J1). This is a .25MHz square wave that simulates data pulses from the disk. Next connect the scope to TP16 which should display positive-going pulses approximately luS wide and exactly 4uS apart (you may calibrate the scope sweep to the 4uS if needed for maximum accuracy in the pulse width adjustment). Adjust R42 (which has a fairly limited range) until the pulse width is exactly 1.0uS. If capacitors have been added for minifloppy operation, adjust for exactly 2.0uS. To adjust the double-density single-shot, connect the scope to TP12 and adjust R45 for exactly .5uS (1.0uS for minifloppy).

DATA SEPARATOR VOO ADJUSTMENT

The center frequency of the VCO in the data separator needs to be adjusted to 2MHz for best data recovery reliability. When making this adjustment, there should be no read data pulses coming into the K-1013. If necessary the disk drives should be disconnected. With power on and the scope connected to U54-12, adjust R49 until a lMHz square wave is seen. The VCO output itself should not be probed during adjustment since the added load capacitance will shift its frequency slightly. If C94 has been added for minifloppy operation, adjust R49 for a .5MHz square wave. After adjustment, double check the DC error voltage at TP17 which should be 2.5 volts. If it is not 2.5 volts or it is varying, verify that pulses are not being received on the READ DATA line.

TROUBLESHOOTING

Before being shipped, all K-1013 are actually plugged into a system and the disk diagnostic in the back of this manual run. CODOS is also loaded and executed. Finally the on-board memory is checked with a memory test program for 24 hours with no errors allowed. Thus when properly connected to the system and to a functioning disk drive, there should be few if any problems.

MEMORY FAILURES

If the board is failing to respond to its address, double check the jumper settings. Also make sure that all of the bus signals, particularly the 16 address lines, needed are actually connected. Try looking at every 4 K block in the system to determine if the K-1013 is responding to an incorrect address. If such is the case and the jumpers have been moved, then one of the adder chips U18 or U28 is probably bad. If it appears that the K-1013 has not synchronized to the bus cycle, verify that PHASE 2 is indeed 1.0MHz (\pm 1%). If it is in tolerance, make the 8mHz clock adjustment (see Adjustments section).

If the memory test program fails and the addressing jumpers have been changed, make sure it is testing the right addresses. If the error is consistantly at one bit, then the corresponding memory chip should be replaced. Use a 4116 type 4K RAM with a 200NS speed or less. If the errors affect several bits in a seemingly random pattern but read and write from the monitor seems to work, an address line in the RAM array may have shorted to another line through a bent over pin or embedded metal fragment.

DISK FAILURES

The most common problems are related to disk drive connection. If the Level 1 disk test does absolutely nothing when executed, then disk drive 0 is probably not ready. Most drives require a diskette to be inserted and the door closed before becoming ready. Some may have internal jumpers to select between hard and soft sectoring and their ready circuitry might not work unless configured for soft sectoring.

If the error code indicates that the Recalibrate command failed, then either the drive is not recognizing step pulses or the track 0 sensor is not working. If the drive gave an initial buzz and the head moved away from the center of the diskette, then the problem is the track 0 sensing. If the random seek test failed, the disk drive may not be able to keep up with the step frequency used or its head settling time may be longer than 20 milliseconds. Try a slower seek speed (see program listing). If a step-in-step-out to step-and-direction translator was constructed, step-in may not be working.

If the Format test (Level 2) fails or hangs up, the likely cause is no index pulses reaching the K-1013. Make sure the diskette is not inserted backwards! If no sectors can be read on the read test, look at the error code and uPD765 status bytes. If the status bytes read 40 04 00 or 40 01 01 then it is likely that the Format test did not write anything. Verify that Write Enable is reaching the disk drive and that a write permit tab is put on the diskette (if the diskette has the necessary notch and the drive has the write protect feature). If the read error rate seems excessive, make sure the diskette and drive is rated for double-density. If the problem persists, check the single-shot and VCO adjustments in the data separator.

If all parts of the disk test program operate satisfactorily but the CODOS distribution diskette cannot be read, the drive is probably out of alignment. See the service manual supplied with the drive for alignment instructions.

uPD 765 DATA SHEET

µPD765

PROCESSOR INTERFACE During Command or Result Phases the Main Status Register (described earlier) must be read by the processor before each byte of information is written into or read from the Data Register. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the $\mu PD765$. Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the $\mu PD765$. On the other hand, during the Result Phase, D6 and D7 in the Main Status Register must both be 1's (D6 = 1 and D7 = 1) before reading each byte from the Data Register. Note, this reading of the Main Status Register before each byte transfer to the $\mu PD765$ is required in only the Command and Result Phases, and NOT during the Execution Phase.

> During the Execution Phase, the Main Status Register need not be read. If the µPD765 is in the NON-DMA Mode, then the receipt of each data byte (if $\mu PD765$ is reading data from FDD) is indicated by an Interrupt signal on pin 18 (INT = 1). The generation of a Read signal $(\overline{RD} = 0)$ will reset the Interrupt as well as output the Data onto the Data Bus. If the processor cannot handle interrupts fast enough (every 13 μ s) then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process then the WR signal performs the reset to the Interrupt signal.

> If the $\mu PD765$ is in the DMA Mode, no Interrupts are generated during the Execution Phase. The µPD765 generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a $\overline{DACK} = 0$ (DMA Acknowledge) and a $\overline{RD} = 0$ (Read signal). When the DMA Acknowledge signal goes low (DACK = 0) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a WR signal will appear instead of RD. After the Execution Phase has been completed (Terminal Count has occurred) then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase. When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0).

It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The $\mu PD 765$ will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The µPD765 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after successfully completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the $\mu PD765$ to form the Command Phase, and are read out of the µPD765 in the Result Phase, must occur in the order shown in the Command Table. That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the µPD765, the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command is automatically ended and the $\mu PD765$ is ready for a new command.

			r		T		
		DATA BUS	(1		DATA BUS	
PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS	PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
		READ DATA				READ A TRACK	
Command	w	MT MF SK 0 0 1 1 0	Command Codes	Command	W	0 MF SK 0 0 0 1 0	Command Codes
1	w	X X X X X HD US1 US0	30.00.00.00.00.00.00.00.00.00.00.00.00.0	l	w	X X X X X HD US1 US0	
1	w			I	w	c	
1	w		Sector ID information prior to Command execution	l	W	H	Sector ID information prior to Command execution
1	w		to Command execution	ŀ	W		to Command execution
	w	N		1	w	N	
	w	FOT		l	w	EOT	
	w			l	w	GPL-	
	w	DTL-			w	DTL	
1 -			_		1		
Execution			Data-transfer between the FDD and main-system	Execution	i		Data-transfer between the FDD and main-system, FDC
			FOD and main-system	1	l		reads all of cylinders contents
Result	H	ST 0	Status information after	İ	!		from index hote to EOT .
1	R	ST 1	Command execution	1	ĺ		
1	R	ST 2		Result	R		Status information after
1	R	C	Sector ID information after		R	ST 1	Command execution
i	A	Н	Command execution		R		
	R	R N		l	R	C	Sector ID information after
	_ <u> </u>			į	R		Command execution
		READ DELETED DATA		ļ	8	N	
Command	w	MT MF SK 0 1 1 0 0	Command Codes				
	w	X X X X X HD US1 US0		<u> </u>		READ ID	
	w	C	Sector ID information prior	Command	W	0 MF 0 0 1 0 1 0	Commands
	w	——————————————————————————————————————	to Command execution	1	w	X X X X X HD US1 US0	
	w	R		Execution			The first correct ID information
	w	N		Execution	1		The first correct ID information on the Cylinder is stored in
1	w	E07		ĺ	1		Data Register
	w	GPL					
	W	DTL		Result	R	ST 0	Status information after
Execution			Data transfer between the		R		Command execution
Lxecution			FDD and main-system		R	ST 2	
	1				8		Sector ID information during
Result	R	ST 0	Status information after		R		Execution Phase
	R	ST 1	Command execution	1	6		
	R	ST 2			1		
	R	C	Sector ID information after			FORMAT A TRACK	
1	R		Command execution	Command	w	0 MF 0 0 1 1 0 1	Command Codes
	B	N			w	X X X X X HD US1 US0	
-		L	L	ĺ	w	N	Bytes/Sector
		WRITE DATA			w	sc	Sectors/Track
Command	W	MT MF 0 0 0 1 0 1	Command Codes		w	GPL	Gap 3
	w	X X X X X HD US1 US0			w	D	Filler Byte
1	w	c	Sector ID information prior	Execution	1		FDC formats an entire cylinder
1	w	—— н	to Command execution	Execution			PDC formats an entire cylinder
1	W			Result	R	ST 0	Status information after
	w	N			R	ST 1	Command execution
	w				R	ST 2	
1	w	——————————————————————————————————————			R	C	In this case, the ID information
					R	H	has no meaning
Execution			Data-transfer between the		R	N	
			main-system and FDD		1 "		
	-	ST 0	Castus information of the			SCAN EQUAL	
Result	R	ST 0	Status information after Command execution	Command	w	MT MF SK 1 0 0 0 1	Command Codes
	R	ST 2	Sommand execution	1	w	X X X X X HD US1 US0	
	R	C	Sector ID information after		w	c	Sector ID information prior
	R	——— н	Command Execution		w		to Command execution
	R	R			w	R	
	R	N			w	N	
		WRITE DELETED DATA		8	w	EOT	
Command	W	MT MF 0 0 1 0 0 1	Command Codes		w		İ
Containant	w	X X X X X HD US1 US0			"	317	
				Execution			Data-compared between the
	w	c	Sector ID information prior				FOD and main-system
	· W	8	to Command execution		۱.		0
	w	R		Result	R	ST 1	Status information after Command execution
	w	EOT			R		COMMENC EXECUTION
	w	GPL			R		Sector ID information after
	w	DTL		•	R	Н — —	Command execution
		100000000			R		
Execution			Data-transfer between the		R	N	
1	i		FDD and main-system				1
						1	İ
Result	P	ST 0	Status information after			l l	
Result	R		Status information after Commend execution				
Result	R	ST 0 ST 1 ST 2					
Result		ST 1	Commend execution Sector ID information after				
Result	# # # #	ST 1 ST 2 C H	Commend execution				
Result	# # # # # # # # # # # # # # # # # # #	ST 1	Commend execution Sector ID information after				
Result	# # # #	ST 1 ST 2 C H	Commend execution Sector ID information after				

Note: ① Symbols used in this table are described at the end of this section.
② A₀ should equal binary 1 for all operations.
③ X = Don't care, usually made to equal binary 0.

INSTRUCTION SET (CONT.)

					DA	TA B	JS											BU			_		
PHASE	R/W	D7	D ₆	DK	DA	D3	Dz	P ₁	D ₀	REMARKS	PHASE	R/W	δ	D6	O,	5 0	4	D ₃	D ₂	D ₁		P0	REMARKS
				_		_	_	EQUA	AL.								RE	CAL	BR	ATE			
Command	w	мт	MF	sĸ	1	1	0	0	1	Command Codes	Command	•	0	0	0	(0	0		1		1	Command Codes
00	w							US1	USO			w	×	×	×	×	<	×	6	US.	1	USO	
	w	_				c				Sector ID information prior	Execution												Head retracted to Track 0
	w	_				н				Command execution	CAROUTION				SI	NSI	E IN	TER	RU	PT ST	TAT	US	
	w					R-			_		Command	w	10	0	0		0	1	٥	0	_	0	Command Codes
	w				_	OT-							*	•			-						Status information at the end
	w	 —									Result	R	_			_	-ST	O	_			_	of seek-operation about the FDC
	W	—			-:	TP -												SPE			-	_	
Execution										Data-compared between the	Command	w	10	_			_		_	.	_	1	Command Codes
										FDD and main-system	Command		1 -	-	-		-			_ ·			Sommand South
Result	R	_			5	T 0-				Status information after		w								_			
	R	—								Command execution				-		SEN	SE	DRI	VE S	TAT	US		
	R	=								Sector ID information after	Command	w	n	0	-		0	0	1	0		0	Command Codes
	R									Command execution	Cannana	w	×	-						US		USO	
	R	_	_			R-						"	1 ^	^									
1	R	_		_	-	<u>N</u> —					Result	R	_			_	- ST	_				_	Status information about FDD
				_	-		_	EQU		,	.							SE	EK				
Command	w					1			1	Command Codes	Command	W	0	_						1		1	Command Codes
	W	×						051	US0	Sector ID information prior		w	×	X						US	1	USO	
	w	=								Command execution		w	—				- N	CN-					
	w					-R					Execution.		1										Head is positioned over
	W																						proper Cylinder on Diskette
	w																						Diskerte
	w	—			-	STP -					 						-	INV	ALI	D			<u> </u>
Execution										Data-compared between the	Command	w			_	Inv			_		_		Invalid Command Codes
Execution		Ì								FDD and main-system	Command					,	-1.0	-	-				(NoOp - FDC goes into
	_					CT 0				Status information after	1												Standby State)
Result	R					ST 1-				Command execution	Result	R	I				- s1	0-			_		ST 0 = 80
	R																						(16)
	R									Sector ID information after Command execution	1		1										
	R	_								COMMONING EXECUTION	1		1										,
	B	_				-N-							1										

COMMAND SYMBOL DESCRIPTION

SYMBOL	NAME	DESCRIPTION
A ₀	Address Line 0	A ₀ controls selection of Main Status Register (A ₀ = 0) or Data Register (A ₀ = 1)
С	Cylinder Number	C stands for the current selected Cylinder (track: number 0 through 76 of the medium.
D	Data	D stands for the data pattern which is going to be written into a Sector.
D ₇ -D ₀	Data Bus	8-bit Data Bus, where D7 stands for a most significant bit, and Dg stands for a least significant bit.
DTL	Data Length	When N is defined as 00, DTL stands for the data length which users are going to read out or write into the Sector.
EOT	End of Track	EOT stands for the final Sector number on a Cylinder.
GPL	Gap Length	GPL stands for the length of Gap 3 (spacing between Sectors excluding VCO Sync. Field).
н	Head Address	Histands for head number 0 or 1, as specified in ID field.
HD	Head	HD stands for a selected head number 0 or 1. (H = HD in all command words.)
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 256 ms in 2 ms increments).
HUT	Head Unload Time	HUT stands for the head unload time after a read or write operation has occurred (0 to 240 ms in 16 ms increments).
MF	FM or MFM Mode	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.
мт	Multi-Track	If MT is high, a multi-track operation is to be performed. (A cylinder under both HD0 and HD1 will be read or written.)

μPD765

SYMBOL NAME DESCRIPTION N stands for the number of data bytes N Number written in a Sector. NCN New Cylinder Number NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head. ND stands for operation in the Non-DMA Mode. ND Non-DMA Mode PCN Present Cylinder PCN stands for the Cylinder number at the com Number pletion of SENSE INTERRUPT STATUS Command. Position of Head at present time R stands for the Sector number, which will Record R be read or written. RMRead Write R/W stands for either Read (R) or Write (W) signal. SC SC indicates the number of Sectors per Sector Cylinder. SK Sk-p SK stands for Skip Deleted Data Address Mark. SRT SRT stands for the Stepping Rate for the FDD. Step Rate Time (1 to 16 ms in 1 ms increments.) Must be defined for each of the four drives. ST 0 ST 0-3 stand for one of four registers which Status C ST 1 ST 2 store the status information after a command Status 1 Status 2 has beer executed. This information is ST 3 Status 3 available during the result phase after command execution. These registers should not be confused with the main status register (selected by A₀ = 0). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command. During a Scan operation, if STP = 1, the data in STP contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP = 2, then alternate sectors are read and compared. USO, US1 Unit Select US stands for a selected drive number 0 or 1.

COMMAND SYMBOL DESCRIPTION (CONT.)

The bits in the Main Status Register are defined as follows:

BIT NUMBER	NAME	SYMBOL	DESCRIPTION
DB ₀	FDD 0 Busy	D ₀ B	FDD number 0 is in the Seek mode
DB ₁	FDD 1 Busy	D ₁ B	FDD number 1 is in the Seek mode.
DB ₂	FDD 2 Busy	D ₂ B	FDD number 2 is in the Seek mode
DB ₃	FDD 3 Busy	D ₃ B	FDD number 3 is in the Seek mode.
DB4	FDC Busy	СВ	A read or write command is in process.
DB ₅	Non-DMA mode	NDM	The FDC is in the non-DMA mode.
DB ₆	Data Input/Output	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO = "11" then transfer is from Data Register to the Processor. If DIO = "0", then transfer is from the Processor to Data Register.
DB ₇	Request for Master	ЯОМ	Indicates Data Register is ready to send or receive data to or from the Processor. Both bits DIO and ROM should be used to perform the handshaking functions of "ready" and "direction" to the processor.

The DIO and ROM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus.

STATUS REGISTER IDENTIFICATION

	ВІТ		
NO.	NAME	SYMBOL	DESCRIPTION
	1	ATUS REGISTER 0	
D ₇	T		D7 = 0 and D6 = 0
-,	Interrupt	IC	Normal Termination of Command, (NT). Com-
	Code		mand was completed and properly executed.
D ₆		•	D7 = 0 and D6 = 1
			Abnormal Termination of Command, (AT).
			Execution of Command was started, but was not
			successfully completed. D7 = 1 and D6 = 0
			Invalid Command issue, (IC). Command which
			was issued was never started.
			D7 = 1 and D6 = 1
			Abnormal Termination because during command
			execution the ready signal from FDD changed
	ļ.,, <u>.</u>		state.
D ₅	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).
D.	Equipment	EC	If a fault Signal is received from the FDD, or if
D4	Check	20	the Track 0 Signal fails to occur after 77 Step
			Pulses (Recalibrate Command) then this flag is
			set.
D ₃	Not Ready	NR	When the FDD is in the not-ready state and a
			read or write command is issued, this flag is set.
			If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.
Da	Head	HD	This flag is used to indicate the state of the head
D ₂	Address	מוו	at Interrupt.
D ₁	Unit Select 1	US 1	These flags are used to indicate a Drive Unit
Do	Unit Select 0	US 0	Number at Interrupt
			ATUS REGISTER 1
D ₇	End of	EN	When the FDC tries to access a Sector beyond
_ ,	Cylinder		the final Sector of a Cylinder, this flag is set.
D ₆			Not used. This bit is always 0 (low).
D ₅	Data Error	DE	When the FDC detects a CRC error in either the
			ID field or the data field, this flag is set.
D_4	Over Run	OR	If the FDC is not serviced by the main-systems
			during data transfers, within a certain time interval, this flag is set.
Do			Not used. This bit always 0 (low).
D3	No Data	ND	During execution of READ DATA, WRITE
D ₂	No Data	ND.	DELETED DATA or SCAN Command, if the
			FDC cannot find the Sector specified in the IDR
		1	Register, this flag is set.
			During executing the READ ID Command, if
			the FDC cannot read the ID field without an
		1	error, then this flag is set.
			During the execution of the READ A Cylinder
	l		Command, if the starting sector cannot be found, then this flag is set.
ı	1	I	round, then this ried is ser

μPD765

	BIT		
NO.	NAME	SYMBOL	DESCRIPTION
	4	STATU	S REGISTER 1 (CONT.)
D ₁	Not Writable	NW	During execution of WRITE DATA, WRITE DELETED DATA or Format A Cylinder Command, if the FDC detects a write protect signal from the FDD, then this flag is set.
D ₀	Missing Address Mark	MA	If the FDC cannot detect the ID Address Mark after encountering the index hole twice, then this flag is set. If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. Also at the same time, the MD (Missing Address Mark in Data Field) of Status Register 2 is set.
		ST	ATUS REGISTER 2
D ₇	Control Mark	СМ	Not used. This bit is always 0 (low). During executing the READ DATA or SCAN Command, if the FDC encounters a Sector which contains a Deleted Data Address Mark, this flag is set.
D ₅	Data Error in Data Field	DD	If the FDC detects a CRC error in the data field then this flag is set.
D ₄	Wrong Cylinder	WC	This bit is related with the ND bit, and when the contents of C on the medium is different from that stored in the IDR, this flag is set.
D ₃	Scan Equal Hit	SH	During execution, the SCAN Command, if the condition of "equal" is satisfied, this flag is set.
D ₂	Scan Not Satisfied	SN	During executing the SCAN Command, if the FDC cannot find a Sector on the cylinder which meets the condition, then this flag is set.
D ₁	Bad Cylinder	ВС	This bit is related with the ND bit, and when the content of C on the medium is different from that stored in the IDR and the content of C is FF, then this flag is set.
D ₀	Missing Address Mark in Data Field	MD	When data is read from the medium, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.
		STA	TUS REGISTER 3
D7	Fault	FT	This bit is used to indicate the status of the Fault signal from the FDD.
D ₆	Write Protected	WP	This bit is used to indicate the status of the Write Protected signal from the FDD.
D ₅	Ready	RY	This bit is used to indicate the status of the Ready signal from the FDD.
D4	Ţrack 0	Т0	This bit is used to indicate the status of the Track 0 signal from the FDD.
D3	Two Side	TS	This bit is used to indicate the status of the Two Side signal from the FDD.
D ₂	Head Address	HD	This bit is used to indicate the status of Side Select signal to the FDD.
D ₁	Unit Select 1	US 1	This bit is used to indicate the status of the Unit Select 1 signal to the FDD.
D ₀	-Unit Select 0	US 0	This bit is used to indicate the status of the Unit Select 0 signal to the FDD.

STATUS REGISTER IDENTIFICATION (CONT.)

μPD765

READ DATA

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-to-byte to the main system via the data has

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command may be terminated by the receipt of a Terminal Count signal. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track), MF (MFM/FM), and N (Number of Bytes/Sector). Table 1 below shows the Transfer Capacity.

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette
0	0	00	(128) (26) = 3,328	26 at Side 0
0	1	01	(256) (26) = 6,656	or 26 at Side 1
1	0	00	(128) (52) = 6,656	00 -+ 014- 4
1	1	01	(256) (52) = 13,312	26 at Side 1
0	0	01	(256) (15) = 3,840	15 at Side 0
0	1	02	(512) (15) = 7,680	or 15 at Side 1
1	0	01	(256) (30) = 7,680	1E C: 1
1	1	02	(512) (30) = 15,360	15 at Side 1
0	0	02	(512) (8) = 4,096	8 at Side 0
0	1	03	(1024) (8) = 8,192	or 8 at Side 1
1	0	02	(512) (16) = 8,192	8 at Side 1
1	1	03	(1024) (16) = 16,384	8 at Side I

Table 1. Transfer Capacity

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 0, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to FF Hexidecimal.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

Status Register 2 to a 1 (high), and terminates the Read Data Command.

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (δ t D5 in the first Command Word) is not set (SK = 0), then the FDC sets the DM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every $27~\mu s$ in the FM Mode, and every $13~\mu s$ in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 2 shows the values for C, H, R, and N, when the processor terminates the Command.

FUNCTIONAL DESCRIPTION OF COMMANDS

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

MT FOT			ID Information at Result Phase							
мт	EOT	Final Sector Transferred to Processor	С	н	R	N				
	1A 0F 08	Sector 1 to 25 at Side 0 Sector 1 to 14 at Side 0 Sector 1 to 7 at Side 0	NC	NC	R + 1	NC				
	1A 0F 08	Sector 26 at Side 0 Sector 15 at Side 0 Sector 8 at Side 0	C+1	NC	R = 01	NC				
0	1A 0F 08	Sector 1 to 25 at Side 1 Sector 1 to 14 at Side 1 Sector 1 to 7 at Side 1	NC	NC	R+1	NC				
	1A 0F 08	Sector 26 at Side 1 Sector 15 at Side 1 Sector 8 at Side 1	C+1	NC	R = 01	NC				
	1 A 0F - 08	Sector 1 to 25 at Side 0 Sector 1 to 14 at Side 0 Sector 1 to 7 at Side 0	NC	NC	R + 1	NO				
	1A 0F 08	Sector 26 at Side 0 Sector 15 at Side 0 Sector 8 at Side 0	NC	LSB	R = 01	N				
1	1A 0F 08	Sector 1 to 25 at Side 1 Sector 1 to 14 at Side 1 Sector 1 to 7 at Side 1	NC	NC	R+1	NO				
	1A 0F 08	Sector 26 at Side 1 Sector 15 at Side 1 Sector 8 at Side 1	C+1	LSB	R = 01	N				

Notes: 1 NC (No Change): The same value as the one at the beginning of command execution.

2 LSB (Least Significant Bit): The least significant bit of H is complemented.

Table 2: ID Information When Processor Terminates Command

WRITE DATA

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified heat settling time (defined in the Specify Command), and begins reading ID Fields. When the current sector number ("R"), stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) mag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same, and one should refer to the Read Data Command for details:

- Transfer Capacity
- Head Unload Time Interval
- . EN (End of Cylinder) Flag
- ID Information when the processor terminates command (see Table 2)
- ND (No Data) Flag
- Definition of DTL when N = 0 and when N ≠ 0

In the Write Data mode, data transfers between the processor and FDC, via the Data Bus, must occur every 31 μs in the FM mode, and every 15 μs in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bit 7 and 6 set to 0 and 1 respectively.)

WRITE DELETED DATA

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

READ DELETED DATA

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (low), it will read all the data in the sector and set the MD flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

μPD765

READ A TRACK

This command is similar to READ DATA Command except that this is a continuous READ operation where the entire contents of the track are read. Immediately after encountering the INDEX HOLE, the FDC starts reading all data on the track, Gap bytes, Address Marks and Data are all read as a continuous data stream. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when EOT number of sectors have been read (EOT $_{max} = FF_{hex} = 255_{dec}$). If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mask) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively).

READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high). The command is then terminated with Bits 7 and 6 in Status Register 0 set to 0 and 1 respectively.

FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette; Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with non-sequential sector numbers, if desired.

After formatting each sector, the processor must send new values for C, H, R, and N to the μ PD765 for each sector on the track. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R + 1 when it is read during the Result Phase. This incrementing and formatting continues for the whole cylinder until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes bits 7 and 6 of Status Register 0 to be set to 0 and 1 respectively.

Table 3 shows the relationship between N, SC, and GPL for various sector sizes:

FORMAT	SECTOR SIZE	N	sc	GPL ①	GPL ②	REMARKS
	128 bytes/Sector	00	1A(16)	.07 (16)	1B(16)	IBM Diskette 1
FM Mode	256	01	0F(16)	OE(16)	2A(16)	IBM Diskette 2
	512	02	08	1B(16)	3A(16)	
	1024 bytes/Sector	03	04	-	-	
FM Mode	2048	04	02	-	-	
• .	4096	05	01	-	-	
	256	01	1A(16)	OE(16)	36(16)	IBM Diskette 2D
	.512	02	0F(16)	1B(16)	54(16)	•
MFM Mode	1024	03	08	35(16)	74(16)	IBM Diskette 2D
MIFINI WIOGE	2048	04	04	-	-	
	4096	05	02	-	_	
	8192	06	01	-	-	

Table 3

Note: ① Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

Suggested values of GPL in format command. .

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system (Processor in NON-DMA mode, and DMA Controller in DMA mode). The FDC compares the data on a byte-by-byte basis, and looks for a sector of data which meets the conditions of DFDD = DProcessor. DFDD \leq DProcessor of DFDD \geq DProcessor. Ones complement arithmetic is used for comparison (FF = largest number, 00 = smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremented (R + STP \rightarrow R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 4 shows the status of bits SH and SN under various conditions of SCAN.

001444110	STATUS R	EGISTER 2	COMMENTS
COMMAND	BIT 2 = SN	BIT 3 = SH	COMMENTS
	0	1	DFDD = DProcessor
Scan Equal	1	0	DFDD + DProcessor
	0	1	DFDD = DProcessor
Scan Low or Equal	0	0	DFDD < DProcessor
	1	0	DFDD ≰ DProcessor
	0	1	DFDD = DProcessor
Scan High or Equal	0	0	DFDD < DProcessor
	1	0	DFDD ≱ DProcessor
Scan High or Equal	0	0	1

Table 4

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

When either the STP (contiguous sectors = 01, or alternate sectors = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than $27\,\mu s$ (FM Mode) or $13\,\mu s$ (MFM Mode). If an Overrun occurs the FDC ends the command with bits 7 and 6 of Status Register 0 set to 0 and 1, respectively.

SEEK

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number), and if there is a difference performs the following operation:

PCN < NCN: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.)
PCN > NCN: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.)

The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command. After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

μ PD765

RECALIBRATE

The function of this command is to retract the read/write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 1 (high) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulse have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 is set to 0 and 1 respectively.

The ability to do overlap RECALIBRATE Commands to multiple FDDs and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of:
 - a. Read Data Command
 - b. Read a Track Command
 - c. Read ID Command
 - d. Read Deleted Data Command
 - e. Write Data Command
 - f. Format a Cylinder Command
 - g. Write Deleted Data Command
 - h. Scan Commands
- 2. Ready Line of FDD changes state
- 3. End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. However, interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

SEEK END	INTERRU	PT CODE	CALIFE
BIT 5	BIT 6	BIT 7	CAUSE
0	1	1	Ready Line changed state, either polarity
1	0	0	Normal Termination of Seek or Recalibrate Command
1	1	0	Abnormal Termination of Seek or Recalibrate Command

Table 5

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of where the head is positioned (PCN).

SPECIFY

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 0 to 240 ms in increments of 16 ms (00 = 0 ms, 01 = 16 ms, 02 = 32 ms, etc.). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 256 ms in increments of 2 ms (00 = 2 ms, 01 = 4 ms, 02 = 6 ms, etc.).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information.

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of Status Register 0 are set to 1 and 0 respectively. A Sense Interrupt Status Command must be sent after a Seek or Recalibrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

SPECIFICATIONS

PHYSICAL: 7 1/2" high by 11" wide exclusive of edge fingers; fits the K-1005 series of card files.

POWER REQUIREMENT: +8 volts unregulated 600MA, +16 volts unregulated 125MA.

BUFFERING: Maximum of 1 LS TTL load on address and data bus lines.

LSI CHIPS USED: uPD765 disk controller, 4116 dynamic RAM 200NS access time.

SYSTEM CLOCK FREQUENCY: Phase 2 clock frequency must be 1.0MHz crystal controlled as provided by all KIM, SYM, AIM, and PET computers.

DISK DRIVE INTERFACE: Shugart 8 inch SA800 compatible drives may be used directly.

Others accommodated by jumper and cable change.

ON BOARD MEMORY: 2 independent 8K blocks of RAM, 256 bytes bipolar PROM.

DATA TRANSFER METHOD: Direct access into on-board memory.

WAIT STATES: None under any condition. DMA transfers and memory refresh performed during phase 1 of the system clock. (6502 accesses only during phase 2.

ADDRESSING: Each 8K block of memory may be independently addressed on any 4K boundary. PROM and I/O registers are part of one 8K block.

DATA SEPARATOR: True analog phase-locked loop, no quantizing error.


ADJUSTMENTS: 4, Master clock sync, data separator oscillator, standard density pulse width, double density pulse width.


PIN CONNECTIONS

KIM BUS CONNECTOR	SIGNAL	KIM BUS CONNECTOR	SIGNAL
1	N. C.	A	ADDRESS BUS 0
2	N. C.	В	ADDRESS BUS 1
3	N. C.	С	ADDRESS BUS 2
4	IRQ	D	ADDRESS BUS 3
5	N. C.	E	ADDRESS BUS 4
6	N. C.	F	ADDRESS BUS 5
7	RESET	H	ADDRESS BUS 6
8	DATA BUS BIT 7	J	ADDRESS BUS 7
9	DATA BUS BIT 6	K	ADDRESS BUS 8
10	DATA BUS BIT 5	L	ADDRESS BUS 9
11	DATA BUS BIT 4	M	ADDRESS BUS 10
12	DATA BUS BIT 3	N	ADDRESS BUS 11
13	DATA BUS BIT 2	P	ADDRESS BUS 12
14	DATA BUS BIT 1	R	ADDRESS BUS 13
15	DATA BUS BIT 0	S	ADDRESS BUS 14
16	N. C.	T	ADDRESS BUS 15
17	N. C.	U	PHASE 2
18 *	+8 VOLTS UNREG	v	READ/WRITE
19 *	VECTOR FETCH	W	N. C.
20 *	DE CODE ENABLE	X *	+16 VOLTS UNREG
21	N. C.	Y	N. C.
22	GROUND	Z	N. C.

^{*} Do not connect to processor board.

DISK DRIVE CONNECTOR	SIGNAL	DISK DRIVE CONNECTOR	SIGNAL
1	GROUND	26	DRIVE SELECT 0
2	LOW WRITE CURRENT	27	GROUND
3	GROUND	28	DRIVE SELECT 1
4	N. C.	29	GROUND
5	GROUND	30	DRIVE SELECT 2
6	N. C.	31	GROUND
7	GROUND	32	DRIVE SELECT 3
8	N. C.	33	GROUND
9	GROUND	34	STEP DIRECTION=IN
10	2-SIDED SENSE (2-side only)	35	GROUND
11	GROUND	36	STEP
12	N. C.	37	GROUND
-13	GROUND	38	WRITE DATA
14	HEAD SELECT (2-side only)	39	GROUND
15	GROUND	40	WRITE ENABLE
16	N. C.	41	GROUND
17	GROUND	42	TRACK 0
18	HEAD LOAD	43	GROUND
19	GROUND	44	WRITE PROTECT
20	INDEX	45	GROUND
21	GROUND	46	RAW READ DATA
22	READY	47	GROUND
23	GROUND	48	N. C.
24	N. C.	49	GROUND
25	GROUND	50	N. C.





DATA SEPARATOR TIMING DIAGRAM

MEMORY DIAGNOSTIC PROGRAM LISTING

		: NEW PASS, GET A RANDOM	TANK ONTHE OF THE PANTING AND CAUT	to down non mentum	AS SEED FUR VERIFI			; GENERATE A RANDOM DATA PATTERN IN 16K	: TEST IF LAST PASS	SKIP OVER WAIT IF NOT	. WATT FOR ABOUT 15 SECONDS IN A TICHT LOOP	COLUMN TO SECULO	TO LEST REFRESH CIRCUITAT SINCE INSTINCT	; IS NORMALLY FAST ENOUGH TO KEEP THE	; MEMORY REFRESHED.								; RESTORE RANDOM SEED FOR VERIFY PHASE				: VERIFY	CO TO ERROR LOG IF ERROR	. DECREMENT AND CHECK TTERATION COUNT	1 COD INTIT 16 TIERATIONS DONE	. Desert the entire test with bleskern	party of the bullets inch will bill bring	; DAIA	office acceptance	STORE ERROR DITS	sions on bile	FIFT OF AGE .	SOUND THE THE THE THEFT	KING TO INSENT A JUST INSTEAD	ANITHIOG STAGONS CARGO CATOLAGOS AT CARONO MARITAL COMMA	STOKED IN SCRAFFLED UNDER SEREIGHTE NOGITING	: INITIALIZE ADDRESS COUNTER	. TO 16384	•		: CENERATE A RANDOM NUMBER	: FORM A SCRAMBLED MEMORY ADDRESS	STORE A RANDOM BYTE	: INDIRECTLY THROUGH SCRAMBLED MEMORY	•	•	: AND LOOP IF NOT ZERO			; RETURN WHEN DONE		RANDOM PATTERN STORED IN SCRAMBLED ORDER VERIFY ROUTINE	
		RAND	DAMMA	CHORDE	SEED	RANDNO+1	SEED+1	RNDGEN	LTCNT	MAINIS			2	# 33		- 1	MAIN14			CTUTUE		MAIN12	SEED	RANDNO	SEED+1	RANDNO+1	RNDVER	RNFRIG	TTCNT	MATERIA	THE PERSON	MA INTO		-	EKKUIA	KAMDNO	OKUIA		0,0		PALIERI	0	ADDROT	#16384/256	ADDRCT+1	RAND	MADDR	RANDNO	0.	(SCMEMA.X)	ADDRCT	STORPH	ADDRCT+1	STORPH			M PATTERN	
1 2		JSR	2	100	VIS	LDA	STA	JSR	YQ1	RNF	100	Y T	LDY	LDA	CLC	ADC	BME	200	120	DAE	DEX		LDA LDA	STA	TDA	STA	RSI	H	Card	200	2 5	E			VI.	VOT.	AIG	BKK	BYTE		KANDO	I.DA		Y	STA			T'DA	LDX	AT.S	DEC	BNE	DEC	BNE	RTS		RANDO	
Y EXERCIS		MATN11:											MAIN12:	MAIN13:	MAIN14:								MAIN15:												KNEKLG						••	RNDCEN				STORPH											••	
K13TS K-1013 MEMORY EXERCISE EQUATES AND DATA STORAGE		57 021E 20C202		0771	0223	0225	61 0227 8508		0220	000	9770	-	0232	67 0234 A921	68 0236 18	44 0217 69FF	0230		12.38	723C	023E	023F	75 0241 A507	0243	77 0245 A508	0247	0700	2770	2 1 2 2	024E	0220	83 0252 4CIA02	***		0255	0257	0259	025B	90 025C 0000	91	92	00 A 5 CO 49	0360	0260	0264	0266	0269	0260		07.70	02.20	0274	0276	0278	107 027A 60	108	109	111
HEMORY DIAGNOSTIC PROGRAM LISTING	ATA STORACE	MEMORY TEST AND EXPREISE PROCRAM FOR THE F-1013 DICK CONTROLLED	Name of the state	THE LEST IS A MEMORY FUNCTION TEST. RANDOM BITS ARE STORED	IN A SCRAMBLED ORDER WHICH IS ALSO RANDOMLY DETERMINED. AFTER	EVERY MEMORY LOCATION IS FILLED, THE SAME DATA AND SEQUENCE IS	REGENERATED AND MEMORY CONTENTS ARE CHECKED AGAINST IT. THEN A		SECOND PAISE RETUREN THE WRITE AND UPRIEV PHASE OF THE 16TH	TO UPDIEV THE DIRECTIONALITY OF PANAMIC DAM					(256 BYTES) OF MEMORY IS NEWDED TO	ALCORITHM USED. THIS IS NORMALLY THE PACE		Commercial many was about the design and company to the	KAM DOES NOT STAKE AT 4000, SET THE STAKEING	CALLON UZUO.		R INTO LOCATION 0201.		AGE				. SCRAMMIN MEMBY ANDRESS AND PROCE ANDRES	THOODER DATA BEAD BACK	CONTROL DAIN NAME DAVE	CURRELL DAIA WRITIEN	LIEKALION COUNT	RANDOM NUMBER REGISTER	SAVES SEED FOR VERIFT	; DOUBLE BYTE ADDRESS COUNTER		; START PROGRAM CODE AT 200		PAGE ADDRESS OF USER RAM	PAGE ADDRESS OF STRIEF KAM	; PAGE ADDRESS OF FILLER NAM	. INSTITUTE AND AND THE COLUMN .	THE TATAL TO DAMPON NIMBED DECICATED	i INITIALICE MARKON ROTBER REGISTER	· PSTABLISH ADDRESS OF HARDWARF CONTROL	· DECISTER AND THEN MEMORY PROTECT OFF									TH RANDOM DATA, PAUSE IN 16TH PASS		; SET 16 ITERATION COUNT	
MORY DIAGNOSTIC	. PAGE 'EQUATES AND DATA STORAGE	RY TEST AND EXP		THE LEST IS A P	SCRAMBLED ORDE	Y MEMORY LOCATI	NERATED AND MEN	SEQUENCE IS TRI	ND PAUSE RETURE	TERRATION INCRETED	Thought to	KEPKESH. FOLLOWING	THIS PROCRAM IS	MEMORY ON-BOARD THE	AN ADDITIONAL PAGE	ACCOMODATE THE TEST	FROM 0300-03FF	- T. C. C. C. C	IF THE K-1013 USER	PAGE NUMBER INTO LOCATION 0200	HE K-1013 SYSTE	STARTING PAGE NUMBE		BASE PACE DATA STORACE		0		,			٠.		2 0	7 .	2		X.200			X.80			101.49						41.14				. ~		16 PASSES WI		#15 ITCNT	
2	. PAGE	MEMO			4 2	EVER	REGE	MEN	SECO	TTER	4444	KEL			Y N	ACCO	FRON		- !	PAGE	14	STAR		BASE		•		*							•		٠.				I: BYTE	5		415	1	AT2	1.04	5	4	44.0	1 0	1	STA		TEST:		: LDA	
				••	••	••	••		. ••	•		•	••	••	••			•	•	••	••			••				SCHOOL S	TODDATA	CHENTA	OKUIA	LICHI	RANDNO:	SEED:	ADDRCT				USERAM	SYSKAM	FILRAM	WTP CT.													••		MAIN10:	
				4 (^	9	7	80	0	. 61	2:	1:	12	13	14	15	14		1	0	19	20	21	22	23	24 0000	25	26 0000							32 0009		34 0008		0200		38 0202 03	00 000 09		9020	0000	000	0200	4000	02.00	27.0	2170	0216	0218	0170	53		55 021A A90F 56 021C 8504	

Ħ	3
K13TS K-1013 NEMORY EXERCISE EQUATES AND DATA STORAGE	ENDVER:
ST	_
ATA	_
E 23	V94(
FES !	327B
K13T	112 027B A940

	RANDNO+1 ; RESULT IS IN BIT 3 OF A : SHIFT INTO CARRY			RANDHO+1 ; SHIFT RANDHO LEFT ONE BRINGING IN CARRY		••	I LOOP FOR MOKE IF NOT	, KE LUKA																																		
				_	RANDNO		KANDI																																			
ISE	EOR	LSRA	LSRA	Rol	ROL	DEY	BNE	N X	CN3.																																	
K131S K-1013 HEHORY EXERCISE EQUATES AND DATA STORAGE	167 02CE 4506	02D1	170 02D2 4A	02 04	02 D6	02.08	0209	177	178 0000	NO ERROR LINES																					· ·											
	; INITIALIZE ADDRESS COUNTER	GENERATE A RANDOM NUMBER	FORM SCRAMBLED MEMORY ADDRESS	GET DATA FROM MEMORY INDIRECTLY THROUGH SCHEMA	GO RETURN ON UNEQUAL COMPARE	DECREMENT ADDRESS COUNTER	AND LOOP IF NOT ZERO		; RETURN		SCHARDLED FERNIT ADDRESS FURFALLON KOULINE USES ADDRET AND SEED TO FORM A SCRAMBLED ADDRESS IN SCHEMA	GET LOWER BYTE OF RANDOM NUMBER	LOWER BYTE OF RESILT	GET UPPER BYTE OF RANDOM NUMBER	EXCLUSIVE-OR WITH UPPER ADDRESS	SAVE SIGNIFICANT BITS OF RESULT	TEST IF IN USER RAM	SKIP AHEAD IF NOT	TE SO. AND THE RIEST PACE ADDRESS OF USER	RAN	; TEST IF IN SYSTEM RAM	; SKIP AHEAD IF NOT	the state of the s	IT 50, SUBIRACI COI ON AND INCH ADD IN FIRST PACE ADDRESS OF SYSTEM RAM			#16384-256/256 ; MUST BE IN ROM AREA, SUBTRACT 15.75K	PAGE	STORE ADJUSTED PAGE ADDRESS	RETURN		RANDOM NUMBER CENERATOR SUBROUTINE	RANDNO	EXIT WITH NEW RANDOM NUMBER IN RANDRO	USES IN BIT FEEDBACK SHIFT REGISLER METHOD DESTROYS REGISTER A AND Y		; SET COUNTER FOR 8 RANDOM BITS	EXCLUSIVE-OR BITS 3, 12, 14, AND 15 OF SEED				
		•		· ·	• ••	••	••	-	••		T SEED	•••	• ••	•	-	, 1-952	26 ;	••	•	• ••	16384-256/256	•					9CZ/9CZ-	•	· · ·	•		CENERAT	ED IN RA	RANDOM	STER A A		•••		•			
• •	#16384/256 ADDRCT+1	RAND	MADDR (CCMENA T)	RANDRO	VERRET	ADDRCT	VERPH	ADDRC1+1			DDRCT AN	SEED	SCHEMA	SEED+1	ADDRCT+1	#16384/256-	#8192/256	MADDR	HSRRAM	MADDR3	₹ 16384	MA DDR2	40.00,000	176104	SYSRAM	MA DDR 3	#16384·	PILRAM	SCMEMA+1			NUMBER	ENTER WITH SEED IN	ITH NEW	DESTROYS RECISTER		84	RANDNO	RANDNO		RANDNO	
ы	LDA	JSR	JSR	5	BNE	DEC	BMS	BNE	RTS	9	USES A	LDA	STA	LDA	EOR	AND	G.	BCS	AD C		a de	BCS	SEC	G.C.	V DC		SBC	P	STA	RTS		RANDOM	ENTER	EXIT	DESTRO		. ro	LDA	EOR	LSRA	E08	LSRA
EXERCISORAGE	RNDVER:	VERFPH:							VERRET:			MADDR:									MADDR1:						MADDK2:		MADDR3:			••	••	••		!	RAND:	RANDI:				
K13TS K-1013 HEHORY EXERCISE EQUATES AND DATA STORAGE	112 027B A940 113 027D 850A	02 7 F	115 0282 209402	0287	0289	028B	120 028D DOFU		0293	124	126			029A	029C	029E	02 A0	135 02 AZ B007	02.45	02 AB	02 AB	02 A.D	141 02AF 38	02 82	02B3	02 B6	146 0289 E93F	02 BC		150 02C1 60	152	153	154	155	150		0202	160 02C4 A505	02C7	163 02C9 4A	02CB	166 02CD 4A

DISK DRIVE DIAGNOSTIC PROGRAM LISTING

		; ERROR CODE	; ROOM FOR 8 STATUS BYTES FROM FDC		*******USER MUST SET DRIVE AND SIDE BEFORE RUNNING ANY TEST*********	*		1 ; *MUST SET*; CURRENT SIDE (SET TO 0 FOR 1 SIDED DRIVE)	; CURRENT TRACK NUMBER	; CURRENT SECTOR NUMBER	; COUNT OF SUCCESSFUL RANDOM SEEKS	; STAGGER COUNTER DURING FORMAT	; RANDOM NUMBER RECISTER		LIST OF DISK COMMANDS, STARTS IN PROCRAM AREA BUT MUST BE IN	KAM SO IMAI CEKIAIN BIIES OF THE COMMANDS CAN BE CHANGED		i press te uper KAM ON K-1013	://///////////////////////////////////		; START OF PREFORMATTED DISK COMMANDS	; SPECIFY COMMAND	; SEEK SPEED=10MS HEAD UNLOAD TIME=240MS	; HEAD LOAD TIME-40MS DMA NODE	antitation transfer mental and the contract of	i ognos interneri otatos commanu	: RECALIBRATE COMMAND	DRIVE NUMBER IN BITS 0-1		; SEER COMMAND	; DRIVE NUMBER IN BITS 0-1, SIDE NUMBER 82	; NEW CYLINDER NUMBER	: SENSE DISK STATUS COMMAND	; DRIVE NUMBER IN BITS 0-1, SIDE NUMBER B2		; READ DATA, MFM, READ DEL DATA	; HEAD ZERO, DRIVE NUMBER IN BITS 0-1	; NEEDS PRESENT CYLINDER NUMBER	; NEEDS HEAD NUMBER	; NEEUS SECTOR NUMBER TO READ	: LAST SECTOR TO READ	TOWN TENCTH FOR 36 CHUTCH 25 BYTTE /		, on a sending a strong in 13 non-tend	; FORMAT A DOUBLE DENSITY TRACK COMMAND	; HEAD ZERO, DRIVE NUMBER IN BITS 0 AND 1	; SPECIFY 256 BYTES/SECTOR	; SPECIFY 26 SECTORS/TRACK	; GAP LENGTH FOR 26 SECTORS, 256 BYTES/SECT ; DATA FIELD FILLER BYTE		; WRITE DATA, MFM
×		_	œ	****	JST SET	*****	1 *H	1 ;*M	_	_	_		2		DISK	IWI	41,4000	4000	BEGINN			X 03	X 6F	X, 24		8	X.07	x,00		X OF	X 00	00.X	X,04	X,00		¥,46	00 X	00.X	00. Y	20.4	100 X	X OF	X'FF		X,4D	00,X	X 01	X'1A	X EA		X.45
I STORAC		ţ	•	****	USER M	*****	÷.		÷	•	•	•			LIST OF	NA PA			111111			BYTE.	BYTE.	BYTE.	04-40	9110	BYTE.	BYTE		BYTE.	BYTE.	. BYTE	BYTE.	. BYTE		. BYTE	. BYTE	BYTE	BY IE	BVTP	BYTE	RYTE	RYTE		BYTE.	BYTE.	. BYTE	. BYTE	BYTE.		
ISK DIAGNOST EQUATES, AND			DSKSTS:	****	****	*****							RANDNO:		•••				11111111		DSKCMD:	SPECCM:			ONOTONO		RECLUM:			SEERCM:			SSTSCM:			READCM:									PORMCM:						WRITCM: .BYIE
DSKDG K-1013 DISK DIAGNOSTI DOCUMENTATION, EQUATES, AND STORAGE			28 0001	65	09		62 0009	63 000A	64 000B	2000 S	0000 99	67 000E	68 000F	69	0;	1, 1	73 0011	74	22	9/	11	78 4000 03	79 4001 6F	80 4002 24	81	83	84 4004 07	85 4005 00	98	87 4006 OF	88 4007 00	90 8007 68	91 4009 04		93	97 400B 46	95 400C 00	96 4000 00	00 4004 00	00 4001 00	100 4011 00	101 4012 OE	4013		4014	105 4015 00	4016	A1 7104 701		110	111 401A 45
DISK DAIVE DIAGNOSTIC PROCRAM LISTING	7	THIS DESCRIPTION OF THE RELIGIOUS FLOWERS STATEMENT	THE STREET TO TECHNISH ENGINEER AND DEBUT AND ALCOHOLDS STAR COMMENCE OF THE STREET TO TECHNISH ENGINEER AND DEBUT AND ALCOHOLDS STAR COMMENCE TO TECHNISH ENGINEER AND DEBUT AND THE STAR COMMENCE TO	THE BUILTING AND OBCATATOR THROUGH HI SHIPS OF THE TOTAL OF THE BUILTING AND OBCATATOR THROUGH HI SHIPS OF	TEVEL 1 TEVEL THE DATE OF THE LAND THE TEVEL THE THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL THE TEVEL	SEPTEMBER OF THE THE THE THE CONTINUE OF THE OFFICE AND THE	DISK DRIVE.	STATE OF THE PROPERTY OF THE PROPERTY AND REPORT OF THE DISK.	STATE AT ACTION (IN CODOS FORMA) AND SECTOR DI SECTOR	1 NAME WATER ONC OBOOK			TO HOSE THIS A STATE OF THE PARTY OF THE TOTAL OF THE TOT	. AT ON THE WATER OF THE COURS FROM LEVEL TO LEVEL X=1 MUST	Towns an extension	THE SPECIFIC TEST ROUTINES PROVIDED ARE AS FOLLOWS.		LEVEL 1 RECALIBRATE FOLLOWED BY 256 RANDOM SEEKS	: LEVEL 2 PORMAT THE DISK IN CODOS PORMAT	READ SECTOR	: LEVEL 3 READ/WRITE TEST USING RANDOM NUMBERS		IN ADDITION THIS PROGRAM CONTAINS GENERALLY USEFUL SUBROUTINES	FOR OPERATING THE K-1013 DISK CONTROLLER. THESE ARE AS FOLLOWS:	CANDPH SRND STRING OF COMMAND HYTES TO THE UPD765	RECEIVE STRI	SET DMA ADDR	¥	L SEND HECALIB	SEEK TO SPEC	TEAL ACAL SECTEL SECTOR OF CONNENT TRACK	GENERATE RAN		: ce EQUATES **	-	* X 4000	0000 . Y	FUCES = SISMETHAN TERE LIST CONTROLLER TAIN SILE DELISIEN BUTTE - CVERTAIN - TOWN COMMENCE IN THE DELISE DE	SYCHAMATITES . DISK	SYSRAM+X 1FE8	= SYSRAM+X'1FEA ; DISK	BUFFER = SYSRAM : ADDRESS OF BUFFER AREA FOR ROUTINES	= BUFFER	= BUFFER	I = BUFFER ;	NSTAG = 8 ; NUMBER OF SECTORS TO STAGGER PER TRACK		; FAGE ZEHO STOHAGE, NEED NOT BE INITIALIZED FROM TAPE	.= 0 ; START AT LOCATION 0		
•	~	1 4	· w	1 40		- ac		, <u>0</u>	: =	: 5	12	2 =	4	, ' 2	1.	18	19	20	21	55	23	# T	C 7	27.0	. Se	53	.30	31	200	55	, K	3%	37	£ 6	39											51 0008	2, 2	23	55 0000	26	

94

	STORACE
DIAGNOSTI	ES. AND
DISK	. EOUATES
K-1013	WIATION
SKDC	CUME

				D8 SEEKE	006	500	20C440	055	509	000040	04C	900	50D	
				026 Di	327 A	9 8	402B 2	32E B	30 A	332 24	35 BI	37 A	33 8	-
	126	127	128	129 40	130 40	131 40	132 40	133 4(134 4(135 4(136 4(137 40	138 40	
; HEAD ZERO, DRIVE NUMBER IN BITS 0-1	; NEEDS PRESENT CYLINDER NUMBER	: NEEDS HEAD NUMBER	: NEEDS SECTOR NUMBER TO WRITE	CODE FOR 256 BYTES PER SECTOR	; LAST SECTOR TO WRITE	GAP LENGTH FOR 26 SECTORS. 256 BYTES/SECTION	; DATA LENGTH = X'FF SINCE N IS NON-ZERO		MONITOR RETURN POINT - NORMALLY A BRK INSTRUCTION BUT CAN BE	JAP IF DESIRED				
	BYTE X'00								MONITOR RETURN POINT	CHANGED TO AN RTS OR JMP IF DESIRED		MONENT: BYTE 0,0,0		
										••		MONENT:		
112 401B 00	113 401C 00	114 401D 00	115 401E 00	116 401F 01	117 4020 00	118 4021 OE	119 4022 FF	120	121	122	123	124 4023 000000	125	

DSKDG K-1013 DISK DIAGNOSTI LEVEL 1 TEST ROUTINES

DSKDG K-1013 DISK DIAGNOSTI LEVEL I TEST ROUTINES

DSKDG K-1013 DISK DIAGNOSTI LEVEL 1 TEST ROUTINES

4103 C920 4105 D002 4107 18 4108 60							
	e C	#X,20 ;	REMAINING BITS MUST BE X'20	345			2
	BNE	RECALE ;	GO TO ERROR RETURN	346			
	CLC	••	CLEAR CARRY FOR NORMAL RETURN	347	••	RANDOM NUMB	RANDOM NUMBER GENERATOR SUBROITINE
	RTS			348		ENTER WITH	ENTER WITH SEED IN RANDNO
- 0.470			and the state of t	349	••	EXIT WITH N	EXIT WITH NEW RANDOM NUMBER IN RANDNO AND A
	RTS	•	j del carai for eraur relukr	351		USES 16 BIT DESTROYS RE	USES 16 BIT FEEDBACK SHIFT REGISTER METHOD DESTROYS REGISTER Á AND Y
		·		352 353 4140 A008	BAND	70	
	PLOPP	PLOPPY DISK SEEK		4142	RANDI .	LUI FO	••
	THIS	ROUTINE SEEKS THE	THIS ROUTINE SEEKS THE DRIVE NUMBER LOADED INTO A TO THE TRACK	4144		_	of the seen
••	NUMBE	NUMBER LOADED INTO X.		4145		EOR RANDNO	•
••	THES	TATUS BYTES AT DS	THE STATUS BYTES AT DSKSTS ARE MODIFIED AS A RESULT OF THE	4147		_	2
••	SEEK			4148		LSRA	
••	IN AD	IN ADDITION THEY ARE CH	CHECKED AND THE CARRY SET IF FOR ANY REASON			EOR RANDRO	04
••	THE	THE OPERATION WAS NOT S	SUCCESSFULLY PERFORMED.	360 414B 4A		LSRA	
						EOR RANDNO+1	10+1 : RESULT IS IN BIT 1 OF A
••	SEEK		ISSUEING A SEEK COMMAND,	362 414E 4A		LSRA	5
••	WAITE	WAITING FOR INTERRUPT H	REQUEST TO GO TRUE, AND PERFORMING A	363 414F 4A		LSRA	
••	SENSE	SENSE INTERRUPT STATUS COMMAND.	CO MMAND.			LSRA	
į	!			4151		_	
SEEK:	AND	£4.03	FORMAT DRIVE NUMBER INTO SECOND BYTE OF	366 4152 2610			10+1 ; SHIPT RANDNO LEPT ONE BRINGING IN CARRY
04/009	VIC	SEEKCHTI	SEEK CUMMAND AND SELECT HEAD U	7		ROL RANDNO	
_	SIX	SEEKCH+2	STOKE NEW CYLINDER NUMBER INTO THIRD BYTE	4156			••
	Y :	••	SAVE NEW CYLINDER NUMBER ON THE STACK	4157			••
	¥ :	Accept posterior		4159	_	LDA RANDNO	01
	T DA	#SEEKUM-DSKUMU	FORESCHILDS CONT. 1 STATES IN SEEK COMMAND.	371 4158 60	-	KTS .	; RETURN
208440	JSE	CHOPH		373			
	808	~	: JUMP OUT IP ERROR	374	111111111	Comma///////	Total Land Land
				375		O GWG/////	11111111111111111111111111111111111111
411E ADE89F SEEKI:	rD4	FDCIRQ	READ DISK CONTROLLER INTERRUPT REQUEST				
		•	TEM INCOMPER REMOVED OR INTERROFTS				
	54	· LAGAS	LAIT INTI THE ENC DESIRETE AN INTERRIBE				
	DLIG	SEENI	WALL UNITE THE FLY REQUESTS AN INTERNUT!				
	LDX	#SNSICM-DSKCMD;					
	LDY	-	ONE BYTE IN SENSE INTERRUPT STATUS				
208 A 40	JSR	CMDPH					
		5	. STORES CHAIR STATES CAME OF SELECT				
20.484.0	7	на					
	1						
	PIA	••	COMPARE PRESENT CYLINDER NUMBER WITH				
	CING	DSK8T8+1	DESIRED CYLINDER NUMBER				
	BME	SEEKER ;	ERROR IF NOT THE SAME				
	ro P	DSKSTS	LOOK AT STO STATUS REGISTER				
	AND	# X'F8	DELETE DON'T CARE BITS				
	5	#X'20	REMAINING BITS MUST BE X'20				
	BNE	SEEKER ;	GO TO ERROR RETURN				
	CLC	••	CLEAR CARRY FOR NORMAL RETURN				
	RTS						
SEEKE	SEEKER: SEC	••	: SET CARRY FOR ERROR RETURN				
	RTS						

DSKDG K-1013 DISK DIAGNOSTI LEVEL 2 DISK TEST ROUTINES

DRIVE	TORNOM+1	FORMCH-DSKCMD	HA	•••	FDCIRQ ; WAIT UNTIL INTERRUPT REQUEST FROM FDC	£3	FO ; SET UP TO READ STATUS INTO STATUS AREA	RSLPH	FREENA ; JUST OUI ON GROUDS EARON	• ••			••	••	DAKAIS+2 ; CHECK SIAIUS KEGISIEK 2			HO ; WAIT AWHILE BEFORE SEEKING TO PREVENT	; OVERLAP WITH ERASE CURRENT ON DISK DRIVE	FORMS	SINGER ; ADD IN SINGER FACIOR FOR NEXT INDER	P26-NSTAG	MODZ6 ; SUM NOD 26		TRACK ; INCREMENT TRACK NUMBER	TRACK . meen to att maiore possessioner	E C	•••	DRIVE ; ON SPECIFIED DRIVE		FRMERS ; JUMP OUT ON SEEK RAROR	•	; 15	1 14	; 13	; 12	ERRORC ; II SEI SPECIFY ERROR CODE		••	6A ; SKIP IF OK	#26 ; IF NOT, SUBTRACT 26			0,13,1,14 ; TABLE OF INTERLEAVED SECTOR NUMBERS 2,15,3,16 ; INTERLEAVE FACTOR = 2	4,17,5,18
ORA	STA	LDX	ISB	BCS	LDA	BMI			2 2	AND	BNE	LDA	AND	BRE	Y AND	BNE		LDY	DEY	BNE	4 C	ADC	JSR	STA	INC	Y C		TAX	LDA	JSR	S =		INC	INC	INC	INC	1 1 1	1	CMB	ည္	SBC	RTS		. BYTE	
					FORM3:														FORM4:														PRIMERS:	FRMER4:	FRMER3:	FRME K2:	FRMERI:	F NATE RO	MOD26:			MOD26A:		ALTTAB:	
41 AP	41 B1	71 17	433 41B6 A006		436 41 BD ADE89F	41C0	4102	4104	440 41C/ B036	41 CB	443 41CD D030	41CF	41 D1	4103	44/ 41D5 A503			41 05	41 00	41 DE	455 41E0 ADUE	V1 E3	457 41ES 200A42	41 128	459 41 EA E60B	41EC	461 41 EE C94 D	41 F2	41 F3	4115	466 41F8 B003	5	41 FD	41 FF		4203	4/3 4205 8600	4707			478 420E E91A			482 4214 000D010E 483 4218 020F0310	484 421C 04110512
LEVEL 2 DISK TEST ROUTINES'		LEVEL 2 DISK TEST ROUTINES////////////////////////////////////	DOUBLE DENSITY, 26 SECTORS OF 256 BYTES.	SECTORS ARE ALTERNATELY NUMBERED AND ARE STAGGERED BY 8 SECTORS			; INSURE BINARY ARITHMETIC	; INITIALIZE TO NO ERROR	. INITIALIZE THE DISE CONTROLIER	this transfer in Property of the Control of the Con	: JUMP OUT IF ERROR	; RECALIBRATE DESIRED DRIVE			; JUSTE OUL IF ERROR		; INITIALIZE TRACK NUMBER		; INITIALIZE SECTOR STAGGER COUNT	World treat and age ages attach	LIA ANDA FUR LING NEAL LANCE	: INITIALIZE SECTOR NUMBER POINTER	; INITIALIZE POINTER INTO FORMAT DATA AREA	; PUT TRACK #,		; SIDE #,			; LOOK UP SECTOR NUMBER IN ALTERNATE TABLE		; NUMBER OF BYTES PER SECTOR	: INTO FORMAT DATA AREA IN MEMORY		; INCREMENT SECTOR NUMBER POINTER	; MOD 26		EDITORIAL ARCO SOUTORS 70 at most .	CONTINUE GENERATING DATA IF NOT		COMMAND	ATAC CHITTANGOG GOD CORRECT AND THE CO.	CALCULATE CORRESPONDING DAY ADDRESS	; AND PUT INTO DMA ADDRESS RECISTER	; SET UP SECOND BYTE OF FORMAT COMMAND ; ACCORDING TO DRIVE NUMBER AND SIDE	
LEVEL 2 DISK			FORMAT A DISK FOR DO	ARE ALTERNAT	FROM TRACK-TO-TRACK.			01.X	CDECEV	FORMY	FRMERI	DRIVE	RECAL	PORMZ	F RME KZ	PDCHWC	£	TRACK	STAGGR	A CHITATAN DA		STAGGR	0	TRACK	FORMDA, Y	SIDE	PORMOA .	,	ALTIAB,X	FORMDA, Y	FOR MCM+2	FORMDA.Y				MOD26	74.70	F26*4	- 8	THE FORMAT C	720)	FURNDA/236 DMASET		SIDE	
. PAGE '1		////BEC	CRMAT A	ECTORS	ROM TRA			W I											STAS	40.00	MEALE		rox +				STA				LDA			INX				BRE		SET UP		JSR			ASIA
•		;/////////BECINNING OF			•		FORMAT: C			-		FORMY: 1	•							,	•	PORM!		FORM2:																					
	376	377	379	380	381	382		384 415D A910	385 4158 8500	7	388 4166 400542	389 4169 A509	390 416B 20DC40		392 41 /0 400342	4175	4178	417A	397 417C 850E	398	700	401 417K A60E	4180	4182	404 4184 990080	4187	406 4189 C8		418E	4191	411 4194 AD1640	417	419B	415 419C E8	416 419D 8A			419 41A2 C068		422		424 41 A6 A980 425 41 A8 208142	426	427 41AB A50A	429 41AE 0A

DISK DIAGNOSTI	T ROUTINES
K-1013	SL 2 DISK TES
DONGO	LEVE

LEVEL 2 DISK TEST ROUTINES	T ROUTINES				LEVEL 2 DISK TEST ROUTINES	ROUT INES		
485 4220 0613071	4		6,19,7,20		540	••	SET THE DWA ADDRESS REGISTER WITH THE APPROPRIATE VALUE.	PRIATE VALUE. THE
	9		8,21,9,22		541		BUFFER ADDRESS MUST BE IN THE DISK CONTROLL	ER RAM.
487 4228 0AI 70BI 8	80	BYTE.	10,23,11,24		542		RETURN WITH CARRY CLEAR IF ADDRESS IS OK, SET IF ADDRESS IS	ET IF ADDRESS IS
488 422C 0C19		. BYTE	12,25		543	••	INVALID.	
489					544		FOR THIS ROUTINE TO WORK, THE ORIGIN OF THE USER RAM MUST BE	USER RAM MIST BE
7 06 7					545		EQUATED TO USRRAM AND THE ORIGIN OF THE SYSTEM RAM MUST RE	TEM RAM MUST RE
167		SECUEN	SECUENTIAL READ EXERCIZER	CIZER	546	•••	EQUATED TO SYSRAM.	
492	•••	READS	DISK O ONE SEC	READS DISK 0 ONE SECTOR AT A TIME PROM TRACK 0 SECTOR 0 TO	547		ENTER WITH BUFFER PAGE ADDRESS IN A, EXIT WITH DMA ADDRESS IN	ITH DWA ADDRESS IN A
493	•	TRACK	TRACK 76 SECTOR 25 AL	ND THEN REPEATS.	548		AND THE DMA ADDRESS REGISTER.	
767	,				549			
495 422E DB	READEX:	GLD		: INSURE BINARY ARITHMETIC	550 4281 C940	DMASET:	CMP #USRRAM/256 ; COMPARE WITH BEGINNING OF USER	G OF USER RAM
496 422F A920		ZD.	X 20	: INITIALIZE ERROR CODE	551 4283 900E		DMASTI	RAM
4231		STA	ERRORC		4285		#USRRAM/256+32;	SER RAM
4233		JSR	SPECFY	: INITIALIZE DISK CONTROLLER	4287			
91 67		2	RERE	TIME OUT IF REDOR	4789			F RELATIVE PACE
4238	REXI	2	TOTAL	+ DECATTEDATE DESIGNATED DELUE			#IISRRAM/256	
		151	BECAL					
4230		R.C.S.	RERR?	anda at the and the			T.T. FISRRAM/32 TEST IF HERBAN IS ON AN ON AN ONLY	AN OND AN ROTHERARY
42 69		2	# 0	OBAC OF WARE TAS .			DMAST?	THE PARTY OF THE P
1074			2	SET TRACK TO SENO	1007		77 0000	
1075		V 10	I RACK		7,707	THEFT	Acceptations .	THE PERSON NAMED IN CO.
	MEAL:	4	2	; sel sector to sero	4007	Prince 11 +	oct hangies	of Sising KAN
77.		4 .	arcium mistra		1007		diena de la compa	CONTROLLER RAM
1474	KEA3:	S	IKACK	; ESTABLISH TWACK,			# SISKAM/ 236+31	SABLE SYSTEM RAM
4743		STA	SEEKCH+Z		6674		DMASTE	CONTROLLER RAM
424C		LDX	SECTOR	; SECTOR,				PUTE RELATIVE PACE
424E		LDY	#READBF/256	; MEMORY ADDRESS,			#SYSRAM/256-32;	
511 4250 A50A		YO'I	SIDE	; AND SIDE/DRIVE NUMBER	566 429E 48		•	
512 4252 0A		ASIA			429F		#STSRAM/32	AN ODD 4K BOUNDARY
513 4253 0A		ASTA			42 A1		DMAST3	
514 4254 0509		ORA	DRIVE		569 42A3 68	DMAST2:	•	RESS
		JSR	READ	READ THE SECTOR INTO MEMORY	42 M		EOR #X'10 ; FLIP BIT 6 (AFTER SHIFT) FOR ODD BOUNDARY	TT) FOR ODD BOUNDARY
516 4259 BOID		BCS	RERR3	; JUMP OUT IF READ ERROR	571 42 A6 4 CAA42		JMP DMAST4	
		INC	SECTOR	: INCREMENT SECTOR NUMBER	42 A9	DMAST3:		SESS
518 425D A50C		1.DA	SECTOR		573 42AA 0A	DMAST4:	ASIA : MULTIPLY RELATIVE PAGE ADDRESS BY	ADDRESS BY 4
519 475F C91A		8	476	TEST IN ALL SECTIONS READ	574 42 AB 0A			
520 4261 BORA		RME	BETS	ON DEEAN WENT SECTION IN NOT	575 42AC 8DEA9F		STA POCHA : AND PIT RESILT IN DAM ADDRESS RECISTER	ADDRESS BECTSTER
		Tar Car	TEACE	. THEODOGEN TOACH NIMBED	576 42AF 18			ADDRESS REGISTER
2024			The Car	THURSTEIN INTO HOLDEN	577 6210 60		MOTITAG TAMODA . PTG	
6074		400	I INCh	CY DE CAST LIT BY MORE	1867	DIMA C TT.	••	
1074				I EST IF ALL INGERS AGAIN	4282			
		פבל	KEAI	GO KEAD DISK ACAIN IF SU	77.74		OTH	
9075		INA	-	SEER TO THE NEW INAUR	183			
426C		Y I	DRIVE	; ON DESIGNATED DRIVE			# 400 m m m m m m m m m m m m m m m m m m	
426E		JSR			297	•	FLOPPY DISK KEAD SECTUR	
4271		BCS		; JUMP OUT ON SEEK ERROR	363	••	THIS KULLINE KEADS ONE SECTOR FROM DISK INTO MEMORY.	D MEMORY.
529 4273 404342		E,	RE X2	; GO READ SECTOR O ON NEW TRACK	284	••	ENTER WITH MEMORY PACE NUMBER TO RECEIVE SECTOR IN Y (MUST BE	CTOR IN Y (MUST BE
530			•		285	••	IN DISK CONTROLLER RAM), SECTOR NUMBER TO READ IN X (READS	EAD IN X (READS
531					586	••	CURRENT TRACK), AND DISK DRIVE NUMBER AND DISKETTE SIDE IN A.	ISKETTE SIDE IN A.
532 4276 E600	RERR4:	INC	ERRORC	; 24 SET SEEK ERROR CODE	587	••	***CAUTION-CURRENT CYLINDER NUMBER IS TAKEN FROM SEEKCM+2, IF	FROM SEEKCM+2, IF
4278	RERR3:		ERRORC	; 23 SET READ ERROR CODE	288	••	IT DOES NOT MATCH THE ACTUAL HEAD POSITION, A READ ERROR WILL	A READ ERROR WILL
534 427A E600	RE RR2:	INC	ERRORC	; 22 SET RECALIBRATE ERROR CODE	589	••	RESULT***	
427C	REREI:		ERRORC	: 21 SET SPECIFY ERROR CODE	590	••	RETURNS WITH CARRY CLEAR IF NO READ ERROR, CARRY SET IF A READ	CARRY SET IF A READ
427E	RERRO:	2	MONENT	: 20 NO ERROR. RETURN TOTHE MONITOR	591		OR OTHER KIND OF ERROR.	
		:			592	•••	THE STATUS AREA IS UPDATED AFTER A READ, 7 BYTES ARE STORED.	BYTES ARE STORED.
538					593			
539		SUBROU	SUBROUTINE TO ACCEPT	I THE PACE ADDRESS OF A MEMORY BUFFER AND	594	••	NOTE: USES DMA MODE BUT WAITS FOR OPERATION TO COMPLETE BEFORE	TO COMPLETE BEFORE
	•							

DSKDG K-1013 DISK DIAGNOSTI LEVEL 2 DISK TEST ROUTINES

DSKDG K-1013 DISK DIACHOSTI RANDOM DATA WRITE AND READ EXERCIZE

#### 647	A READ DATA COMMAND IS USED AND THE SK BIT IS ZERO. MEANS THAT DELETED SECTORS WILL BE READ AND BIT 6 OF	TA COMMAND IS USED AND THE SK BIT IS ZEE	IS USED AND THE SK BIT IS ZER	O. THIS OF STATUS 2	645 646	** **	. PAGE RANDOM RANDOM	'RANDOM DATA DATA WRITE AND DATA IS WRITT	PAGE 'YANDOM DATA WRITE AND READ EXERCIZE' RANDOM DATA WRITE AND READ EXERCIZE RANDOM DATA IS WRITTEN INTO ALL TRACKS AND SECTORS OF DISK
##ND 649	WILL BE SET ON RETURN	ET ON RETURN.	W.	7 20 11 10 10 10 10 10 10 10 10 10 10 10 10	647 648		AND THE	N READ BACK A	ND COMPARED WITH THE ORIGINAL Y ERROR WILL TERMINATE THE PROCRAM.
653 654 654 654 654 654 654 654 654 654 654	READ: STA READON-1; PUT DRIVE/SIDE IN SECOND BYTE OF COMPAND LSRA ; ISOLATE HAED # AND PUT INTO H FIELD LSRA LSRA	_	; PUT DRIVE/SIDE IN SECOND B: ; ISOLATE HAED # AND PUT INTO	TTE OF COMMAND OHFIELD	649 650 651		DISK FO	RMAT ASSUMED	TO BE 26 SECTORS OF 256 BYTES EACH, DOU
654 4304 D6		••	; ESTABLISH CYLINDER NUMBER		652 653	111111111	mm	BEGINNING OF	LEVEL 3////////////////////////////////////
802 4307 8300	STA READOM+2		nament Cotton nat .		4304	RWTST:	GT)		; INSURE BINARY ARITHMETIC
NCLY C59 4300 LDA FORTICE	READCH+4	• ••	SET AS SECTOR TO READ		4307		STA	FREDRO	; CLEAR ERROR CODE FOR READ/WRITE TEST
NGLY 658 4300 BDR899 STA PROBLEC FOR WILLY 659 4300 BDR899 STA RANDO. I 1A	READCH+6;	••	; SET ALSO AS LAST SECTOR TO R	EAD	4309		LDA	0.	; ALLOW WRITING INTO SYSTEM RAM
NGLY 659 4300 101A 47 01 1		••	GET MEMORY PAGE ADDRESS		430B		STA	PDCHWC	
661 4312 8510 5TA RAIDMOLD 662 4312 20C440 5TA RAIDMOLD 663 4317 9003 BCC RAIDMOLD 664 4319 9003 BCC RAIDMOLD 664 4319 9003 BCC RAIDMOLD 664 4319 9003 BCC RAIDMOLD 664 4322 4CC843 JAP REALL 664 4322 4CC843 JAP REALL 664 4322 4CC843 JAP REALL 664 4322 4CC843 JAP REALL 664 4322 4CC843 JAP REALL 664 4322 680C RAIDMOLD 673 432E A800 RAIDMOLD 673 432E A800 RAIDMOLD 673 433E DEORG 673 433E DEORG 673 433E DEORG 674 433D DEORG 674 433D DEORG 675 433B BD0840 LDT 676 433E BD0840 LDT 677 433D DEORG 678 433E BD0840 LDT 678 433E BD0840 CLD 678 433E BD0840 CLD 678 433E BD0840 CLD 678 434E A80C LD 678 434E A80C LD 678 434E A80C LD 679 433E BD0840 CLD 679 433E BD0840 CLD 670 433E BD0840 CLD 670 433E BD0840 CLD 670 433E BD0840 CLD 671 434C A80C CLD 671 434C A80C CLD 671 434C A80C CLD 672 434E A80C CLD 673 434E A80C CLD 674 434E A80C CRD 675 434E A80C CRD 675 434E A80C CRD 675 434E A80C CRD 676 434E A80C CRD 677 433B BD09 677 433B BD09 677 433B BD09 678 434E A80C CRD 678 434E A80C CRD 679 434E A80C CRD 670 434E A80C CRD 670 433E BD09 670 433E BD09 671 434C A80C CRD 670 434E A80C CRD 670 634E CRD 670 636C CRD 670 636C CRD 670 636C CRD 670 636C CRD 670 636C CRD 670 670 670 670 670 670 670 670 670 670	JSK DPMSET ; SET DMA ADDRESS REGISTER ACCORDINGLY LDA #X'01 ; SET DMA WRITE MODE AND SYSTEM RAM WRITE	·· ··	; SET DWA ADDRESS RECISTER ACC.	RDINGLY FRAM WRITE	430E		Y E	#X'01	; INITIALIZE RANDOM NUMBER SEED
662 4314 200440 JSB SPECFY 663 4319 4002440 BCC RWISTZ 664 4319 40024 BCC RWISTZ 664 4319 40024 BCC RWISTZ 666 431E 200040 BCC RWISTZ 15B RECAL 666 431E 20004 BCC RWISTZ 15B RECAL 669 4326 4326 4300 RWISTY: LDA 669 4326 4300 RWISTY: LDA 669 4326 4300 RWISTY: LDA 669 4336 ESB RWISTY: LDA 671 4328 B50B RWISTY: LDA 671 4332 B0080 RWISTY: LDA 671 4332 B0080 BWISTY: LDA 672 4330 B0080 BWISTY: LDA 673 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 4330 B0080 BWISTY: LDA 674 674 674 674 674 674 674 674 674 674	F DCHWC ;	•	; ALLOW		4312		STA	RANDNO+1	
664 4319 9003 BC RWESTZ 664 4319 40CA44 665 4310 40CA44 665 4312 20D040 665 4312 20D040 666 4312 20D040 667 4321 9003 668 4322 4CCB43 668 4322 4CCB43 668 4322 4CCB43 671 4324 8D07 672 4322 8D07 673 4322 8D07 673 4322 8D07 674 4339 9D090 877 1 LDA 676 4339 8D084 677 4330 9D090 877 1 LDA 677 4330 9D090 877 1 LDA 677 4330 9D090 877 1 LDA 677 4330 9D090 877 1 LDA 677 4330 9D090 877 1 LDA 677 4330 9D090 877 1 LDA 677 4330 9D090 877 1 LDA 677 4330 9D090 878 8AND 8	6				4314		JSR	SPECPY	; INITIALIZE DISK CONTROLLER
665 4312 400040 RMTST2: LDA REGALL 665 4312 200040 BMTST2: LDA REGALL 665 4321 400240 RMTST7: LDA PO 610 4328 6300 RMTST7: LDA PO 611 4324 6300 RMTST7: LDA PO 613 4326 8300 RMTST7: LDA PO 613 4322 8300 RMTST7: LDA PO 614 4330 204041 RMTST7: LDA PO 615 4331 80080 RMTST7: LDA PO 617 4332 80080 RMTST7: LDA PO 617 4332 80080 LDA PRECCHO 618 4338 80080 LDA PRECCHO 618 4338 80080 LDA PRECCHO 618 4340 A080 LDA PRECCHO 618 4340 BOPP RMTST4: LDA PRECCHO 619 4340 BOPP RMTST4: LDA PRECCHO 619 4340 BOPP RMTST4: LDA PRECCHO 619 4341 EAGL COCC43 LDA SECTOR 619 4345 BOPP RMTST4: LDA PRECCHO 619 4351 BOPP RMTST4: LDA PRECCHO 619 4351 BOPP RMTST4: LDA PRECCHO 620 4351 GOD RMTST4: LDA PRECCHO 630 4351 GOD RMTST4: LDA PRECCHON 630 4351 GOD RMTST4: LDA PREC	LUX FREADCM-DSRCMD; RELATIVE ADDRESS OF READ COMMAND 158 CMDPH . SEWD COMMAND TO DISP CONTROLLED	•	•		4317		320	RWISTZ	
666 4321 500240 BCC RWESCAL. 666 4323 400240 BCC RWESCAL. 669 4326 4900 RWTSTT: LDA 600 671 4328 6900 RWTSTT: LDA 600 673 4326 4900 RWTSTT: LDA 600 673 4326 4000 RWTSTT: LDA 600 673 4326 20040 RWTSTT: LDA 600 674 4320 204041 RWTSTT: LDA 600 674 4330 204041 RWTSTT: LDA 600 674 4330 204041 RWTSTT: LDA 600 678 4339 80080 RWTSTT: LDA 600 681 4340 4080 LDA FREECH-2 680 4342 6000 LDA FREECH-2 681 4340 6000 LDA 681A 683 4346 6000 RWTSTA 684 4346 6000 LDA 681A 685 4346 6000 LDA 681A 685 4346 6000 LDA 681A 686 4348 80070 RWTST4: DBA 80070 690 4351 C91A 6000 LDA 681A 689 4342 6000 RWTST4: DBA 6000 F000 690 4351 C91A 6000 LDA 681A 689 4345 6000 RWTST4: DBA 6000 F000 690 4351 C91A 6000 LDA 681A 689 4345 6000 RWTST4: DBA 6000 F000 690 4351 C91A 6000 LDA 7840 RWTST4 690 4351 C91A 7000 RWTST4: DBA 6000 F000 F000 F000 F000 F000 F000 F00	READER	•	; JUMP OUT ON ERROR			RWTSTZ:	40.1	DRIVE	; RECALIBRATE DESIGNATED DRIVE
668 4323 4CC843 3PF RWERR2 669 4322 4CC843 8TF RWERR2 610 4328 6400 RWTSTT: LDA 600 671 4324 8500 RWTSTT: LDA 600 673 4322 8500 RWTSTT: LDA 600 673 4332 8D080 RWTSTT: LDA 600 673 4333 8D080 RWTSTT: LDA 600 673 4333 8D080 RWTSTT: LDA 600 673 4334 8D080 RWTSTT: LDA 600 6332 600 673 673 673 673 673 673 673 673 673 673		~	: WAIT UNTIL INTERRUPT REQUEST PROP	4 PDC			JSR	RECAL	
669 4326 4000 RWTSTY: LDA #0 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	BMI READ3	(D3			4323		JHG	RWE RR2	; JUMP OUT IF ERROR
671 4224 A000 RWTST1: LDA #06 A00 672 4322 A000 BWTST2: LDA #06 672 4332 A008 BWTST2: LDA #06 673 4333 90080 BWTST2: LDA #06 673 4333 90080 BWTST2: LDA #WTSDA,X in a second for a second f	AND STATE OFFICE CAME OF STATES . OF THE	HITATS OTHE SITTATE CAME OF WE THE	HITATS OTHE SITEATS GAME OF WE TAS .	ABRA	4326	RWTSTY:	10 E	0.	; SET TRACK NUMBER TO ZERO
672 432E 680C RYTST2: LDR #0 674 4330 204041 RYTST3: JSR RAND 675 4335 EB 676 4335 EB 677 4337 DOF7 BWE INX 678 4345 EB 681 4340 A080 LDP SECTOR 681 4340 A080 LDP SECTOR 681 4342 A50A LDA SECTOR 682 4342 A50A LDA SECTOR 683 4345 BDC9 LDP SECTOR 684 4345 AA 684 4345 AA 684 4345 AA 684 4345 AB 685 4345 CDC43 BWE RWERTS 686 4345 CDC43 LDA SECTOR 689 4345 BDC9 BCS RWERTS 689 4345 ADC6 CDC49 BCS 680 4345 ADC6 CDC49 BCS 680 4351 DDC9 690 4351 DDC9 690 4351 CDC4 BCC 690 4351 DDC9 690 4352 ACC6 690 4352 ACC6 690 4352 ACC6 690 4353 DDC9 690 4352 CDC9	RSLPH	•			432A	RWTST1:	LDA	1 march	; SET SECTOR NUMBER TO ZERO
6.74 4330 204040 RWTST3: JSR RAND 6.75 4333 900080 RWTST3: JSR RAND 6.75 4333 900080 RWTST3: JSR RAND 6.75 4333 900080 RTST3: JSR RWTST3 6.75 4338 900080 RTS RECCHC 6.80 4338 600080 LDY FRUTSCA, ZSC 6.81 4344 0A00 LDY FRUTSCA, ZSC 6.84 4345 0A 6.84 4345 0A 6.84 4345 0A 6.84 4345 0A 6.84 4345 A 6.84 4345 A 6.84 4345 A 6.84 4345 A 6.84 4345 A 6.84 4345 A 6.85 4348 B 6.87 435 B 6.87	READER	-	JUMP OUT ON GROSS ERROR		432C		STA	SECTOR	
675 4333 900080 STA RWTDA,X 676 4338 E8B BNB RWTDA,X 677 4339 678 BNB RWTDA,X 677 4339 678 BNB RWTDA,X 680 4338 678 681 4340 6080 LDX 687 681 4342 6080 LDX 687 681 4342 6080 LDX 687 681 4342 6080 LDX 687 681 4342 6080 LDX 687 681 4342 6080 LDX 687 681 681 4345 604 ASLA 681 681 4345 604 ASLA 681 681 4348 600743 BNB RWTDB 681 4348 600743 BNB RWTDB 681 4348 600743 BNB RWTSTA 681 4342 600743 BNB RWTSTA 681 4342 600 LDX 681 681 691 4353 6000 LDX 681 691 4353 6000 LDX 681 691 4353 6000 LDX 691 4351 691 691 4352 600 BNB RWTSTA 691 4352 6000 BNB RWTSTA 691 4352 6000 BNB RWTSTA 691 4350 6000 BNB RWTSTA 691 4350 6000 BNB RWTSTA 691 4350 6000 BNB RWTSTA 691 4350 6000 BNB RWTSTA 691 4350 6000 BNB 691 691 691 691 691 691 691 691 691 691	AND #X'DR : MASK DIT NON-ERROR BITS		: MASK OUT NOW-ERROR RITS			RWTST2:	LDX	#0 # # # # # # # # # # # # # # # # # # #	; INITIALIZE DATA POINTER FOR RANDOM DATA
676 4336 EBS INX 677 4337 ODP7 BWE RWIST3 678 4339 ACOB LDA TRACK 680 4328 BOOSA LDA TRACK 680 4328 BOOSA LDA SERCCH-2 681 4340 ACOB LDY FRYISDA/256 1 682 4344 OA ASIA 684 4345 OA ASIA 685 4346 DSO CR43 BOOSA SECTOR 686 4348 BOOSA SECTOR 686 4348 BOOSA SECTOR 686 4348 BOOSA SECTOR 686 4348 BOOSA SECTOR 686 4348 BOOSA SECTOR 687 4346 SECTOR 687 4346 SECTOR 687 4346 SECTOR 687 4346 SECTOR 687 4346 SECTOR 687 4345 SECTOR 687 4345 SECTOR 687 4345 SECTOR 687 4345 SECTOR 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4355 ACOB 687 4356 CACB 687 4357	READ4	•	; JUMP AHEAD IF NO OBVIOUS ERROR		4333		STA	RWTSDA,X	STORE IT IN THE BUPPER
677 437 D087 BNB RWESTST 677 4378 D677 BNB RWESTST 679 4338 BD0840 STA SEEKCH+2 680 4332 A60C LDX SECTOR 681 4344 OAA ASTA 684 4345 OA ASTA 684 4345 OA ASTA 684 4345 OA ASTA 684 4345 OA ASTA 684 4345 OA ASTA 687 4346 BD079 BCS RWESTS 689 4342 BD079 BCS RWESTS 689 4342 A50C LDA SECTOR 689 4342 A50C LDA SECTOR 690 4351 C91A CD079 BCS RWESTS 691 4353 DD09 BWS RWTST4 DEX 694 4355 A20C LDA SECTOR 693 4357 A20C LDA SECTOR 693 4357 A20C LDA SECTOR 693 4357 A20C LDA SECTOR 694 4355 A20C LDA SECTOR 695 4355 A20C LDA SECTOR 695 4355 A20C LDA SECTOR 695 4355 A20C LDA SECTOR 695 4355 A20C LDA SECTOR 695 4355 A20C LDA SECTOR 695 4355 A20C LDA SECTOR 695 4355 A20C LDA SECTOR 695 4355 A20C LDA SECTOR 695 4355 A20C CDC CDC 695 4355 A20C CDC CDC 695 4355 A20C CDC CDC 695 4355 A20C CDC CDC 695 4355 A20C CDC CDC 695 4357 A20C CDC CDC 695 4355 A20C CDC CDC 695 4357 A20C CDC 695 4357 A20C CDC 695 4357 A20C CDC 695 4357 A20C CDC 695 4355 C94D BCC CDC 695 4357 A20C CDC 695 4357 A20C CDC 695 4357 A20C CDC 695 4357 A20C CDC 695 4350 C94D BCC CDC 695 4357 A20C CDC 695 4350 C94D BCC CDC 695 4357 A20C CDC 695 4350 C94D BCC CDC 695 695 695 695 695 695 695 695 695 695	* 05.X	••	; TEST IF ABNORMAL TERMINATION ERR	OR	4336		INX		INCREMENT POINTER
679 433E AGOR B. LDA TRACK, ; ESTABLISH TRACK, 680 433E AGOR LDA SERECH? ; ESTABLISH TRACK, 680 433E AGOR LDA SECTOR ; SECTOR ; SECTOR , 681 4346 AGOR LDA SIDE ; AND DRIVE/SIDE NUMBER 683 4345 AGA ASIA ASIA BRITE ; AND WRITE THE SECTOR WRITE 684 4345 AGOR GROWN ASIA BRITE ; AND WRITE THE SECTOR WRITE 684 4345 AGOR GROWN ASIA BRITE ; AND WRITE THE SECTOR WRITE 684 4345 AGOR GROWN ASIA BRITE ; AND WRITE THE SECTOR WRITE 684 4345 AGOR GROWN ASIA ASIA BRITE GROWN GROWN ASIA AGOR GROWN AGOR GROWN ASIA AGOR GROWN AGOR	READER	•	; TRUE ERROR IF NOT		4337		BME	RWTST3	; CONTINUE UNTIL ALL RANDOM BYTES GENERATED
687 4332 600640 IDX SECTOR SECTOR, 687 4326 6066 63 4342 6069 IDX FRYSDA/256 SECTOR, 683 4424 6080 IDX FRYSDA/256 SECTOR	LDA DSKSTS+1 ; IF ABNORMAL TERMINATION, TEST IF END OF	 -	; IF ABNORMAL TERMINATION, TEST]	F END OF	4339		LDA LDA	TRACK	; ESTABLISH TRACK,
681 4340 A800 LDY FRYISDA/256 FERDRAY ADDRESS, 682 4342 A004 ASIA ASIA ASIA ASIA ASIA ASIA ASIA ASI			CHECK STATIS DECISION IF NOT, UK	11 80	4338		STA	SEEKCM+2	
682 4342 A50A LDA SIDE ; AND DRIVE/SIDE NUMBER 683 4344 OA ASLA ASLA ASLA ASLA CRA ASLA ASLA ASLA CRA ASLA ASLA ASLA ASLA ASLA ASLA ASLA AS	AND #X'35		HASK OUT NON-ERROR BITS				ro.	FRWTSDA /256	SECTOR, MEMORY ADDRESS.
684 3446 0A 684 3446 0A 685 4346 0509 0RA 685 4348 200743 3 SR WHETE 686 4348 E00743 3 SR WHETE 686 4348 E00743 3 SR WHETE 686 4348 E00743 3 SR WHETE 689 4346 E007 5 SECTOR 689 4347 E007 5 SECTOR 689 4347 E007 5 SECTOR 689 4347 E007 5 SECTOR 689 4347 E007 5 SECTOR 690 4351 E007 5 SECTOR 690 4351 E007 5 SECTOR 690 4352 A000 5 SECTOR 690 4352 E007 5 SECTOR 690 4352 E007 690 4352 E007 690 4352 E007 690 4352 E007 690 4352 E007 690 4352 E007 690 4352 E007 690 4352 E007 690 4352 E007 690 4352 E008 690 4352 E008 690 4352 E008 690 4352 E008 690 4352 E008 690 4352 E008 690 880 SECTOR 690 880 SECTOR 690 FEATER 690 FEAT	READER		GO TO ERROR IF ANY OF REMAINDER	SET	4342		LDA	SIDE	AND DRIVE/SIDE NUMBER
68 4346 0509 0RA DRIVE 68 4348 200743 JSR WHITE I AND WRITE THE SECTOR 68 4340 E60C INC SECTOR ; INCREMENT SECTOR NUBER C68 4342 E0074 68 4345 E0074 INC SECTOR ; INCREMENT SECTOR NUBER C69 4345 E00 C INC SECTOR ; INCREMENT SECTOR SEC	AND #X'33 : MASK OFF NON-ERROR BITS		: MASK OUT NON-ERROR BITS		4344		ASLA		
68 4348 200743 JSR WRITE ; AND WRITE THE SECTOR 68 4348 B079 BCS RNERR3 ; JUNE OUT JE ANT KIND OF WRITE 68 4348 B079 INC SECTOR ; INCREMENT SECTOR UNBER 68 4348 A50C LDA SECTOR ; INCREMENT SECTOR UNBER 69 4351 C91A CHE # 25C ; TEST IF ALL SECTORS OF TRACK 1 69 4351 C90A BNE RWIST2 ; CO WRITE POR TRACK 1 69 4353 D07D BNE RWIST4; DEX ; MAIT AMILLE FOR WRITE CHREME 69 4354 A50B D07D BNE RWIST4 ; INCREMENT TRACK NUMBER 69 4355 A50B LDA TRACK ; TEST IF ALL TRACKS WRITER CHREWE 69 4354 A50B D07D BNE RWIST5 ; TEST IF ALL TRACKS WRITER CHREWE 69 4354 A50B COOR BNE RWIST5 ; CO TO MEANANCE PART OF TEST IF	READER	• ••	GO TO ERROR IF ANY OF REMAINDER	SET	4346		ORA P	DRIVE	
687 4348 B079 BCS RWERR3 ; JUMP OUT IF ANY KIND OF WRITE 688 4342 EGOC LLA SECTOR ; INCREMENT SECTOR NUBBER 689 4342 EGOC LLA SECTOR ; INCREMENT SECTOR NUBBER 689 4342 EGOC LLA SECTOR ; INCREMENT SECTORS OF TRACK 1691 4353 D099 BNE RWIST2 ; GO WRITE NEXT SECTORS OF TRACK 1691 4353 D099 BNE RWIST2 ; GO WRITE NEXT SECTOR IF NOT 693 4357 CA BNE RWIST4 ; BNE FORE SEEKING 694 4358 D099 BNE RWIST4 ; INCREMENT TRACK NUBBER 1DA TRACK 1 INCREMENT TRACK NUBBER 696 435C A508 LDA TRACK ; TRACK ; TRACK SEEKING 694 435C GOOB BEO RWIST5 ; CO TO READMAND DAY OF TEST IN					4348		JSR	WRITE	; AND WRITE THE SECTOR
689 4340 E60C LDA SECTOR ; INCREMENT SECTOR NUMBER 689 4344 E60C LDA SECTOR ; INCREMENT SECTOR NUMBER 689 4344 E60C LDA SECTOR ; TEST IF ALL SECTORS OF TRACK 1 691 4343 DOD9 LDX 670 ; ALTI ANTILE NEXT SECTOR IF NOT 693 4345 CA TORD LDX 694 4348 DODD RNE RATST4 DEX ; BEFORE SEERING 694 4345 E60B LDA TRACK ; INCREMENT TRACK NUMBER 695 4354 E60B LDA TRACK ; INCREMENT TRACK NUMBER 696 435C A50B LDA TRACK ; TEST IF ALL TRACKS WRITTEN 693 435C GOOB REO RATST5 ; TEST IF ALL TRACKS WRITTEN 693 436C GOOB REO RATST5 ; TEST IF ALL TRACKS WRITTEN	CLC ; CLEAR CARRY FOR NORMAL RETURN	; CLEAR CARRY FOR NORMAL RETURN	; CLEAR CARRY FOR NORMAL RETURN		434B		BCS	RWE RR3	; JUMP OUT IF ANY KIND OF WRITE ERROR
690 4351 691A CMP F76 ; TEST IF ALL SECTORS OF TRACK I 691 4353 DOD9 BNB RWIST2 ; CO WRITE REXTS SECTOR IF NOT 692 4355 CA RWIST4: DEX ; HALL SECTOR RWITE CURRENT 694 4358 DOTD BNB RWIST4; BEFORE SEEKING 694 4358 DOTD BNB RWIST4; INCREMENT TRACK NUMBER 695 4354 A508 DOTD BN TRACK ; INCREMENT TRACK NUMBER 696 4356 A508 CMP F77 ; TEST IF ALL TRACKS WRITTEN 691 4360 FOOB BEO RWIST5 ; CT OF PRANTACY PART OF TEST IF	READER: SEC : SET CARRY IF ANY ERROR DETECTED	: SET CARRY IF ANY ERROR DETECTED	: SET CARRY IF ANY ERROR DETECTED		434D		INC	SECTOR	; INCREMENT SECTOR NUMBER
691 4353 DOD9 BNE RWIST2 ; CO WRITE NEXT SECTOR IF NOT 692 4355 ACM RWIST4: DEX FO ; WAIT ARHILE FOR WRITE CURRENT 693 4358 DOPD BNE RWIST4; EACH 694 4358 DOPD BNE RWIST4; EACH 695 4354 EACH 695 4354 EACH 695 4354 EACH 695 4354 EACH 695 4354 EACH 695 4356 CHP 877 ; INCREMENT TRACK NUMBER 696 4356 A508 CMP 877 ; INSTITEM ALL TRACKS WRITTEN 697 4350 COOR BED RWIST5; CATO READMAND PART OF TEST IT	RTS	: AND RETURN	: AND RETURN		4351		¥ 6	#26	TEST IF ALL SECTIONS OF TRACE UPITIEN
692 4355 A200 LDX #0 ; WAIT AWHILE FOR WRITE CURRENT 693 4357 CA RWTST4; DEX ; BEFORE SEEKING 694 4358 BODP BNE RWTST4 ; INCREMENT TRACK HUMBER 695 4356 A356 A356 CMP #77 ; IRST IF ALL TRACKS WRITEN 696 4356 FOOB BEO RWTST5 ; OTO PRANTEN PRANT DAYS OF TEST IT					4353		BNE	RWTST2	GO WRITE NEXT SECTOR IF NOT
4354 CA RWIST4: DEX ; 4358 DDPD BNE RWTST4 ; 4354 E608 INC TRACK ; 4435C A508 LDA TRACK ; 4435C C940 PT7 ; 4360 F008 BEO RWISTF; ;	;/////////////////////////////////////			111111111	4355		TDX	0	WAIT AWHILE FOR WRITE CURRENT TO DECAY
435A E66B INC TRACK 145C A50B INC TRACK 145C A50B LDA TRACK 145E C94D CMP #77 1545C F60B E60B E60B E60B E60B E60B E60B E60B E					4357	RWTST4:	DEX	District of the last	; BEFORE SEEKING
435C A50B LDA TRACK 435E C94D CMP #77 ; 4360 F00B BE0 RWIST5					435A		INC	TRACK	INCREMENT TRACE MINRED
435E C94D CMP #77 ; 4360 F00B BE0 RWTST5 ;					432C		PDY	TRACK	
1000					4358		CMP	#77	TEST IF ALL TRACKS WRITTEN

58

FLOPPY DISK WRITE SECTOR	THIS ROUTINE WRITES ONE SECTOR FROM MEMORY ONTO DISK.	ENTER WITH MEMORY PAGE NUMBER TO WRITE FROM IN Y (MUST BE	IN DISK CONTROLLER RAM), SECTOR NUMBER TO WRITE TO IN X LOTTES ON CHOSENT TRACE) AND DISK DELVE NIMBED AND DISKETTE	WALLES ON CORRECT INCOM), AND DISK DAIVE NORDER AND DISKELLS.	***CAITTON-CHERENT CYLINDER NIMBER IS TAKEN PROM SERKCM+2. IF	IT DOES NOT MATCH THE ACTUAL HEAD POSITION, A WRITE ERROR WILL	RESULT***	RETURNS WITH CARRY CLEAR IF NO WRITE ERROR, CARRY SET IF A	WRITE OR OTHER KIND OF ERROR.	THE STATUS AREA IS UPDATED AFTER A WRITE, 7 BYTES ARE STORED.	AND HAR BEATHER OF MOTHER HAR STORE FOR THE THE HART THE PRINT . BUTTE	NUIS: USES DRA MUDE BUI MAIIS FUN UPENAILUN 10 UURFLEIE BEFUNE	KE LUKN LNG.	STA WRITCH+1 ; PUT SIDE/DRIVE IN SECOND BYTE OF COMMAND		_	STA WRITCH+3	UDITICIES ;		WRITCH+4 : SET	WRITCM+6 ; SET	••	DMASET ;	£ 00, ¥	PDCHWC	LDT #9 ; 9 BYTES IN WRITE COMPAND		WRITER		LDA FECIRO ; WAIT UNTIL INTERRUPT REQUEST FROM FEC	BMI WRIT3	LDX 60 STATUS INTO STATUS INTO STATUS AREA	RSLPH	BCS WRITER ; JUMP OUT ON GROSS ERROR	DSKSTS ;	£X, D8	•	. 07.X#	WRITER ;	DSKSTS+1 ;	WRITER	DSKSTS+1	£4.33	WRITER	LDA DSKSTS+2 ; CHECK STATUS REGISTER 2	1 2 Y	WKITER	
••	••							•••		••				WRITE:																WRIT3:												WRIT4:						
754 755	756	757	758	760	761	762	763	764	765	166	767	89/	170	43CF 8D1B40	4302	4303	774 4304 801040	7007		43DE	43E1	43E4		43E8	43EA	784 43ED A009	43EF	43F4		43F6 ADE89F	790 43F9 30FB	792 43FB A200	4370	794 4400 B01C	4402	4404		4408	4044	440C	440E 100E	4410 A502	7 17		805 4416 A503	4410	4414	
SEEK TO THE NEW TRACK ON DESIGNATED DRIVE		JUMP OUT ON SEEK ERROR	GO WRITE THE NEW TRACK	COTAGENSO GERMIN WORMED SUT GERSES	ACCESS THE MANDOR HORBER OFFICERIOR		: SEEK TO TRACK ZERO			JUMP OUT ON SEEK ERROR	SET TRACK NUMBER TO ZERO		SET SECTOR NUMBER TO ZERO	ESTABLISH TRACK.		; SECTOR,	HEMORY ADDRESS,	; AND SIDE/DRIVE NUMBER			SAND READ THE SECTOR INTO MEMORY	JUMP OUT IF READ ERROR	; INITIALIZE DATA POINTER FOR RANDOM DATA	; COMPARE DATA READ WITH WHAT SHOULD HAVE	; BEEN WRITTEN	; JUMP OUT IF COMPARE ERROR **SERIOUS**	CAMPAINTED THE SECTION CAMPADED	THOREMENT SECTOR NIMBER		; TEST IF ALL SECTORS OF TRACK READ	; GO READ NEXT SECTOR IF NOT	; INCREMENT TRACK NUMBER	TEST IF ALL TRACKS CHECKED	GO TO MONITOR IF SO, PASSED TEST	SEEK TO THE NEW TRACK	ON DESIGNATED DRIVE		; JUMP OUT ON SEEK ERROR	; GO CHECK NEXT TRACK		SET	; 35 SET READ ERROR CODE	SET		SET		; 30 NO ERROR, RETURN TO MONITOR	
N.	<u></u>	RR4	STI		DANDAGO	KANDNO+1			×	RWERR4		¥	040	£ 5	SEEKCH+2	SECTOR	RWISDA/256	a)		1	2 0	RWERRS		۵	WISDA, X	RWERR6	STOTA	90	SECTOR		KWTST7	FRACK	2	RWERRO		DRIVE	×	RWERR4	RWTST6		ERRORC	ERRORC	ORC	ERRORC	CRRORC	RRORC	TONENT	
	R SEEK	_	P RWISTI	10,14	_	_	_			_	_					-	-	A SIDE	5 5	A DRIVE	-		_	_	_	_	_				_		_											_		_	_	
TAX	JSR	BCS	E C	T5. 1.P4		STA	LDX	LDA	JSK	30	FDA	,	10: 10:			LD.	ro.	3 5	¥ ¥	8	JSR	BC	LD.		CHE	BAE	RNT	INC	5	20	20	INC		BE	TA	LDA	JSR	BCS	H.		RWERRS: INC		••			RI: INC		
				PUTCT5.	2								RMTST6:	RWTST7										RWTST8:																	RWE	RWERR5:	RWE	RWERR3	RWERR2:		RWERRO	
699 4362 AA 700 4363 A509		702 4368 B05A	703 436A 4C2A43	705 6360 4901	4964	4371	4373	4375	4377	437A	437C	4378	714 4380 A900	4384	4386	4389	438B	720 438D ASUA	722 438F UA	4391		4396		439A	439D		731 43A2 E8	43.45		43A9	43AB	736 43AD E60B	4381	43B3	4385	43B6	742 43BB 200B41	743 43BB B007	744 43BD 4C8043		746 43C0 E600	43C2	43C4	4306	43CB	43CA	752 43CC 4C2340	667

DSKDG K-1013 DISK DIAGNOSTI RANDOM DATA WRITE AND READ EXERCIZE CLC RTS WRITER: SEC RTS 809 441C 18 810 441D 60 811 441E 38 812 441F 60 813 814 0000 NO ERROR LINES

; SET CARRY IF ANY ERROR DETECTED ; AND RETURN ; CLEAR CARRY FOR NORMAL RETURN

K-1013 FLOPPY DISK CONTROLLER PARTS LIST

DESIGNATION	PART TYPE	QTY
U31,39,52 U4,19,37,51,53 U60 U62 U20,29,38 U56,57 U11,30 U7,8,17 U40 U63 U54 U5,10,32,42,55 U61 U14,24,34,44,58 U13,23 U21,33,43 U48 U64 U18,28 U50,59 U12,22 U1-3,9 U15,16,25,26,35,	LOGIC, 74LS00 LOGIC, 74LS04 LOGIC, 74LS04 LOGIC, 74LS08 LOGIC, 74LS10 LOGIC, 74LS13 LOGIC, 74LS20 LOGIC, 74LS30 LOGIC, 74LS42 LOGIC, 74LS51 LOGIC, 74LS93 LOGIC, 74LS93 LOGIC, 74LS155 LOGIC, 74LS155 LOGIC, 74LS157 LOGIC, 74LS157 LOGIC, 74LS157 LOGIC, 74LS157 LOGIC, 74LS161 LOGIC, 74LS173 LOGIC, 74LS221 LOGIC, 74LS283 LOGIC, 74LS368 LOGIC, 74LS393 LOGIC, 81LS95 MEMORY, 4116 TYPE 200ns	35113223111515231122248
36,45,46 U6 U49	MEMORY, 74S471 PROM LSI FD CONTROLLER UPD765	1 1
VR2 VR1 D4 D2,3,5-8 D1 Q2 Q1	VOLT REG. +5V LM340T-5 VOLT REG. +12V LM341P-12 DIODE, GERMANIUM 1N270 DIODE, SILICON 1N4148 DIODE, ZENER 5.1V .4W TRANSISTOR, NPN PN2222 TRANSISTOR, PNP PN2907	1 1 6 1 1

DESIGNATION	PART TYPE	QTY
U27,41,47	SOCKET, PC 14 PIN SOCKET, PC 16 PIN SOCKET, PC 20 PIN SOCKET, PC 40 PIN BOARD, PC K-1013-1 REV B	24 35 5 1
H1 J1	HEATSINK 1" SQUARE AAVID 5072B CONNECTOR, 50 PIN HEADER	1 1
R29 R32,34,36,38,41 R1-4,7-10,46 R33,35,37,39,40,	RESISTOR, 1/4W 5% 10 OHM RESISTOR, 1/4W 5% 220 OHM RESISTOR, 1/4W 5% 270 OHM RESISTOR, 1/4W 5% 330 OHM	1 5 9 6
R15,28,31,53 R6,19,26,56 R44 R16,17,20,30,54 R43 R21,55 R23,24,47,48 R5,11-14,18,22 R50 R25,51 R27,42,45,49 RP1	RESISTOR, 1/4W 5% 470 OHM RESISTOR, 1/4W 5% 1K RESISTOR, 1/4W 5% 1.5K RESISTOR, 1/4W 5% 2.2K RESISTOR, 1/4W 5% 3K RESISTOR, 1/4W 5% 3.3K RESISTOR, 1/4W 5% 4.7K RESISTOR, 1/4W 5% 10K RESISTOR, 1/4W 5% 51K RESISTOR, 1/4W 5% 51K RESISTOR, 1/4W 5% 820K TRIMPOT, 500 OHM SQUARE RES. PACK 5% 10K 8 TO 5V	4 1 5 1 2 4 7 1 2 4 1
C7 C91,93,95 C87 C66,88,98,99 C58,77 C9,89,97	CAP, ELECTROLYTIC 100UF 16V RADIAL CAP, ELECTROLYTIC 1000UF 25V AXIAL CAP, POLY, 470PF 12V CAP, POLY, 1000PF 12V CAP, DISK, NPO 68PF 12V CAP, DISK, Y5F 100PF 12V CAP, DISK, Z5U .01UF 12V CAP, DISK, Z5U .047UF 12V CAP, DISK, Z5U .047UF 12V	3 1 3 1 4 2 3 57

. .

